Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5ddd1da8 authored by Jinesh K. Jayakumar's avatar Jinesh K. Jayakumar Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: msm: Exclude Q6 SMEM region from AQC IOVA space



When DMA memory IOVA allocated for AQC falls within Q6 SMEM PHYS region,
mapping it symmetrically to IPA would remove Q6 SMEM region already
mapped into IPA. Reduce IOVA space used by AQC to exclude the Q6 SMEM
region.

Change-Id: I8335586e88d2f16f702b88b90723da6014d113c5
Signed-off-by: default avatarJinesh K. Jayakumar <jineshk@codeaurora.org>
parent 3adbe725
Loading
Loading
Loading
Loading
+10 −10
Original line number Diff line number Diff line
/* Copyright (c) 2019, The Linux Foundation. All rights reserved.
/* Copyright (c) 2019-2020, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
@@ -60,11 +60,11 @@
		qcom,smmu;

		/* IOVA range is restricted to avoid conflicts with PCI BAR
		 * space and IOVA spaces used by peripherals that are currently
		 * attached to IPA.
		 * space, Q6 SMEM and IOVA spaces used by peripherals that are
		 * currently attached to IPA.
		 */
		qcom,smmu-iova-base = /bits/ 64 <0x80000000>;
		qcom,smmu-iova-size = /bits/ 64 <0x10000000>;
		qcom,smmu-iova-size = /bits/ 64 <0x0FE40000>;

		qcom,smmu-attr-atomic;
		qcom,smmu-attr-fastmap;
@@ -122,11 +122,11 @@
		qcom,smmu;

		/* IOVA range is restricted to avoid conflicts with PCI BAR
		 * space and IOVA spaces used by peripherals that are currently
		 * attached to IPA.
		 * space, Q6 SMEM and IOVA spaces used by peripherals that are
		 * currently attached to IPA.
		 */
		qcom,smmu-iova-base = /bits/ 64 <0x80000000>;
		qcom,smmu-iova-size = /bits/ 64 <0x10000000>;
		qcom,smmu-iova-size = /bits/ 64 <0x0FE40000>;

		qcom,smmu-attr-atomic;
		qcom,smmu-attr-fastmap;
@@ -184,11 +184,11 @@
		qcom,smmu;

		/* IOVA range is restricted to avoid conflicts with PCI BAR
		 * space and IOVA spaces used by peripherals that are currently
		 * attached to IPA.
		 * space, Q6 SMEM and IOVA spaces used by peripherals that are
		 * currently attached to IPA.
		 */
		qcom,smmu-iova-base = /bits/ 64 <0x80000000>;
		qcom,smmu-iova-size = /bits/ 64 <0x10000000>;
		qcom,smmu-iova-size = /bits/ 64 <0x0FE40000>;

		qcom,smmu-attr-atomic;
		qcom,smmu-attr-fastmap;