Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4cb0e601 authored by Dave Jiang's avatar Dave Jiang Committed by Vinod Koul
Browse files

dmaengine: ioatdma: set the completion address register after channel reset 



It seems that starting with Skylake Xeon, channel reset clears the
completion address register. Make sure the completion address register is
set again after reset.

Signed-off-by: default avatarDave Jiang <dave.jiang@intel.com>
Signed-off-by: default avatarVinod Koul <vkoul@kernel.org>
parent ce397d21

drivers/dma/ioat/dma.c

+6 −0
Original line number Diff line number Diff line
@@ -688,6 +688,12 @@ static void ioat_restart_channel(struct ioatdma_chan *ioat_chan) 
{

	u64 phys_complete;



	/* set the completion address register again */

	writel(lower_32_bits(ioat_chan->completion_dma),

	       ioat_chan->reg_base + IOAT_CHANCMP_OFFSET_LOW);

	writel(upper_32_bits(ioat_chan->completion_dma),

	       ioat_chan->reg_base + IOAT_CHANCMP_OFFSET_HIGH);



	ioat_quiesce(ioat_chan, 0);

	if (ioat_cleanup_preamble(ioat_chan, &phys_complete))

		__cleanup(ioat_chan, phys_complete);