Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 421f91d2 authored by Uwe Kleine-König's avatar Uwe Kleine-König Committed by Jiri Kosina
Browse files

fix typos concerning "initiali[zs]e" 



Signed-off-by: default avatarUwe Kleine-König <u.kleine-koenig@pengutronix.de>
Signed-off-by: default avatarJiri Kosina <jkosina@suse.cz>
parent 65155b37

arch/arm/mach-msm/acpuclock-arm11.c

+2 −2
Original line number Diff line number Diff line
@@ -98,7 +98,7 @@ struct clkctl_acpu_speed { 


/*

 * ACPU speed table. Complete table is shown but certain speeds are commented

 * out to optimized speed switching. Initalize loops_per_jiffy to 0.

 * out to optimized speed switching. Initialize loops_per_jiffy to 0.

 *

 * Table stepping up/down is optimized for 256mhz jumps while staying on the

 * same PLL.
@@ -494,7 +494,7 @@ uint32_t acpuclk_get_switch_time(void) 
 * Clock driver initialization

 *---------------------------------------------------------------------------*/



/* Initalize the lpj field in the acpu_freq_tbl. */

/* Initialize the lpj field in the acpu_freq_tbl. */

static void __init lpj_init(void)

{

	int i;

arch/arm/mach-u300/gpio.c

+1 −1
Original line number Diff line number Diff line
@@ -523,7 +523,7 @@ static void gpio_set_initial_values(void) 


	/*

	 * Put all pins that are set to either 'GPIO_OUT' or 'GPIO_NOT_USED'

	 * to output and 'GPIO_IN' to input for each port. And initalize

	 * to output and 'GPIO_IN' to input for each port. And initialize

	 * default value on outputs.

	 */

	for (i = 0; i < U300_GPIO_NUM_PORTS; i++) {

arch/arm/plat-s3c24xx/clock.c

+1 −1
Original line number Diff line number Diff line
@@ -43,7 +43,7 @@ 
#include <plat/cpu.h>

#include <plat/pll.h>



/* initalise all the clocks */

/* initialise all the clocks */



void __init_or_cpufreq s3c24xx_setup_clocks(unsigned long fclk,

					   unsigned long hclk,

arch/arm/plat-samsung/clock.c

+1 −1
Original line number Diff line number Diff line
@@ -391,7 +391,7 @@ void __init s3c_disable_clocks(struct clk *clkp, int nr_clks) 
		(clkp->enable)(clkp, 0);

}



/* initalise all the clocks */

/* initialise all the clocks */



int __init s3c24xx_register_baseclocks(unsigned long xtal)

{

arch/h8300/kernel/timer/itu.c

+1 −1
Original line number Diff line number Diff line
@@ -73,7 +73,7 @@ void __init h8300_timer_setup(void) 


	setup_irq(ITUIRQ, &itu_irq);



	/* initalize timer */

	/* initialize timer */

	ctrl_outb(0, TSTR);

	ctrl_outb(CCLR0 | div, ITUBASE + TCR);

	ctrl_outb(0x01, ITUBASE + TIER);