Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2690e912 authored by Thierry Reding's avatar Thierry Reding
Browse files

clk: tegra: dfll: Reformat CVB frequency table 



Increase the readability of the CVB frequency table by reformatting it a
little.

Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent f7c42d98

drivers/clk/tegra/clk-tegra124-dfll-fcpu.c

+25 −25
Original line number Diff line number Diff line
@@ -72,7 +72,7 @@ static const struct cvb_table tegra124_cpu_cvb_tables[] = { 
			{ 2320500000UL, { 2270765, -55955, 402 } },

			{ 2422500000UL, { 2346401, -57235, 402 } },

			{ 2524500000UL, { 2437299, -58535, 402 } },

			{0,		{      0,      0,   0} },

			{          0UL, {       0,      0,   0 } },

		},

		.cpu_dfll_data = {

			.tune0_low = 0x005020ff,