Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 23db59e4 authored by Tom St Denis's avatar Tom St Denis Committed by Alex Deucher
Browse files

drm/amd/powerplay: Tidy up vega10_thermal_set_temperature_range() 



Signed-off-by: default avatarTom St Denis <tom.stdenis@amd.com>
Reviewed-by: default avatarRex Zhu <Rex.Zhu@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 657b1f46

drivers/gpu/drm/amd/powerplay/hwmgr/vega10_thermal.c

+4 −14
Original line number Diff line number Diff line
@@ -405,20 +405,10 @@ static int vega10_thermal_set_temperature_range(struct pp_hwmgr *hwmgr, 


	val = cgs_read_register(hwmgr->device, reg);



	val &= (~THM_THERMAL_INT_CTRL__MAX_IH_CREDIT_MASK);

	val |=  (5 << THM_THERMAL_INT_CTRL__MAX_IH_CREDIT__SHIFT);



	val &= (~THM_THERMAL_INT_CTRL__THERM_IH_HW_ENA_MASK);

	val |= (1 << THM_THERMAL_INT_CTRL__THERM_IH_HW_ENA__SHIFT);



	val &= (~THM_THERMAL_INT_CTRL__DIG_THERM_INTH_MASK);

	val |= ((high / PP_TEMPERATURE_UNITS_PER_CENTIGRADES)

			<< THM_THERMAL_INT_CTRL__DIG_THERM_INTH__SHIFT);



	val &= (~THM_THERMAL_INT_CTRL__DIG_THERM_INTL_MASK);

	val |= ((low / PP_TEMPERATURE_UNITS_PER_CENTIGRADES)

			<< THM_THERMAL_INT_CTRL__DIG_THERM_INTL__SHIFT);



	val = CGS_REG_SET_FIELD(val, THM_THERMAL_INT_CTRL, MAX_IH_CREDIT, 5);

	val = CGS_REG_SET_FIELD(val, THM_THERMAL_INT_CTRL, THERM_IH_HW_ENA, 1);

	val = CGS_REG_SET_FIELD(val, THM_THERMAL_INT_CTRL, DIG_THERM_INTH, (high / PP_TEMPERATURE_UNITS_PER_CENTIGRADES));

	val = CGS_REG_SET_FIELD(val, THM_THERMAL_INT_CTRL, DIG_THERM_INTL, (low / PP_TEMPERATURE_UNITS_PER_CENTIGRADES));

	val = val & (~THM_THERMAL_INT_CTRL__THERM_TRIGGER_MASK_MASK);



	cgs_write_register(hwmgr->device, reg, val);