Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 126e6d5f authored by Dieter Luecking's avatar Dieter Luecking Committed by Mangesh Kunchamwar
Browse files

ARM: dts: msm: Add support for csra8 soundcard 



Add new soundcard to support 8 CSRA devices
(16 audio channels). Configure PRIM_MI2S_RX
SDx lines and VREG_EN GPIO usage.

Change-Id: I914d216a7d009f9b28e27815a91c6082f54b1f15
Signed-off-by: default avatarDieter Luecking <dieterl@codeaurora.org>
parent 906ec760

arch/arm64/boot/dts/qcom/qcs405-csra8-audio-overlay.dtsi

0 → 100644
+124 −0
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2018, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and

 * only version 2 as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */



&q6core {

	cdc_dmic01_gpios: cdc_dmic01_pinctrl {

		compatible = "qcom,msm-cdc-pinctrl";

		pinctrl-names = "aud_active", "aud_sleep";

		pinctrl-0 = <&cdc_dmic01_clk_active &cdc_dmic01_data_active>;

		pinctrl-1 = <&cdc_dmic01_clk_sleep &cdc_dmic01_data_sleep>;

		qcom,lpi-gpios;

	};



	cdc_dmic23_gpios: cdc_dmic23_pinctrl {

		compatible = "qcom,msm-cdc-pinctrl";

		pinctrl-names = "aud_active", "aud_sleep";

		pinctrl-0 = <&cdc_dmic23_clk_active &cdc_dmic23_data_active>;

		pinctrl-1 = <&cdc_dmic23_clk_sleep &cdc_dmic23_data_sleep>;

		qcom,lpi-gpios;

	};



	cdc_dmic45_gpios: cdc_dmic45_pinctrl {

		compatible = "qcom,msm-cdc-pinctrl";

		pinctrl-names = "aud_active", "aud_sleep";

		pinctrl-0 = <&cdc_dmic45_clk_active &cdc_dmic45_data_active>;

		pinctrl-1 = <&cdc_dmic45_clk_sleep &cdc_dmic45_data_sleep>;

		qcom,lpi-gpios;

	};



	cdc_dmic67_gpios: cdc_dmic67_pinctrl {

		compatible = "qcom,msm-cdc-pinctrl";

		pinctrl-names = "aud_active", "aud_sleep";

		pinctrl-0 = <&cdc_dmic67_clk_active &cdc_dmic67_data_active>;

		pinctrl-1 = <&cdc_dmic67_clk_sleep &cdc_dmic67_data_sleep>;

		qcom,lpi-gpios;

	};

};



&q6core {

	bolero: bolero-cdc {

		compatible = "qcom,bolero-codec";

		clock-names = "island_lpass_npa_rsc";

		clocks = <&lpass_npa_rsc_island 0>;

		qcom,num-macros = <1>;

	};

};



&qcs405_snd {

	qcom,model = "qcs405-csra8-snd-card";

	qcom,va-bolero-codec = <1>;

	qcom,tasha-codec = <1>;

	qcom,csra-codec = <1>;

	asoc-codec = <&stub_codec>, <&bolero>;

	asoc-codec-names = "msm-stub-codec.1", "bolero_codec";

	qcom,csra-max-devs = <8>;

	qcom,csra-devs = <&csra66x0_ampl_6B>, <&csra66x0_ampl_6A>,

		<&csra66x0_ampl_69>, <&csra66x0_ampl_68>,

		<&csra66x0_ampl_6B_1>, <&csra66x0_ampl_6A_1>,

		<&csra66x0_ampl_69_1>, <&csra66x0_ampl_68_1>;

	qcom,csra-aux-dev-prefix = "CSRA_78", "CSRA_56", "CSRA_34",

		"CSRA_12", "CSRA_F0", "CSRA_DE", "CSRA_BC", "CSRA_9A";

	qcom,cdc-dmic01-gpios = <&cdc_dmic01_gpios>;

	qcom,cdc-dmic23-gpios = <&cdc_dmic23_gpios>;

	qcom,cdc-dmic45-gpios = <&cdc_dmic45_gpios>;

	qcom,cdc-dmic67-gpios = <&cdc_dmic67_gpios>;

	qcom,audio-routing =

		"RX_BIAS", "MCLK",

		"AMIC3", "MIC BIAS3",

		"AMIC4", "MIC BIAS4",

		"MIC BIAS3", "Analog Mic3",

		"MIC BIAS4", "Analog Mic4",

		"VA DMIC0", "VA MIC BIAS1",

		"VA MIC BIAS1", "Digital Mic0",

		"VA DMIC1", "VA MIC BIAS1",

		"VA MIC BIAS1", "Digital Mic1",

		"VA DMIC2", "VA MIC BIAS1",

		"VA MIC BIAS1", "Digital Mic2",

		"VA DMIC3", "VA MIC BIAS1",

		"VA MIC BIAS1", "Digital Mic3",

		"VA DMIC4", "VA MIC BIAS1",

		"VA MIC BIAS1", "Digital Mic4",

		"VA DMIC5", "VA MIC BIAS1",

		"VA MIC BIAS1", "Digital Mic5",

		"VA DMIC6", "VA MIC BIAS1",

		"VA MIC BIAS1", "Digital Mic6",

		"VA DMIC7", "VA MIC BIAS1",

		"VA MIC BIAS1", "Digital Mic7",

		"CSRA_12 IN", "PRI_MI2S_RX",

		"CSRA_34 IN", "PRI_MI2S_RX",

		"CSRA_56 IN", "PRI_MI2S_RX",

		"CSRA_78 IN", "PRI_MI2S_RX",

		"CSRA_9A IN", "PRI_MI2S_RX",

		"CSRA_BC IN", "PRI_MI2S_RX",

		"CSRA_DE IN", "PRI_MI2S_RX",

		"CSRA_F0 IN", "PRI_MI2S_RX";

	pinctrl-names = "default";

	pinctrl-0 = <&spdifrx_opt_default

		&pri_mi2s_sck_active &pri_mi2s_ws_active

		&pri_mi2s_sd0_active &pri_mi2s_sd1_active

		&pri_mi2s_sd2_active &pri_mi2s_sd3_active

		&pri_mi2s_sd4_active &pri_mi2s_sd5_active

		&pri_mi2s_sd6_active &pri_mi2s_sd7_active

		&sec_mi2s_sck_active &sec_mi2s_ws_active

		&sec_mi2s_sd0_active &sec_mi2s_sd1_active

		&sec_mi2s_sd2_active &sec_mi2s_sd3_active>;

};



&dai_mi2s0 {

	qcom,msm-mi2s-rx-lines = <0xff>;

};



#include "qcs405-tasha.dtsi"

#include "qcs405-va-bolero.dtsi"

#include "qcs405-csra8.dtsi"

arch/arm64/boot/dts/qcom/qcs405-csra8.dtsi

0 → 100644
+118 −0
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2018, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and

 * only version 2 as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */



&i2c_5 {

	qcom,clk-freq-out = <100000>;

	status = "okay";

	/* CSRA66X0 cluster GRP_0 */

	csra66x0_ampl_68: csra66x0@68 {

		compatible = "qcom,csra66x0";

		reg = <0x68>;

		qcom,csra-vreg-en-gpio = <&tlmm 113 0>;

		qcom,csra-cluster = <1>;

		qcom,csra-cluster-master = <1>;

		interrupt-parent = <&tlmm>;

		interrupts = <80 IRQ_TYPE_LEVEL_HIGH>;

		irq-active-low = <0>;

	};



	csra66x0_ampl_69: csra66x0@69 {

		compatible = "qcom,csra66x0";

		reg = <0x69>;

		qcom,csra-vreg-en-gpio = <&tlmm 113 0>;

		qcom,csra-cluster = <1>;

	};



	csra66x0_ampl_6A: csra66x0@6A {

		compatible = "qcom,csra66x0";

		reg = <0x6A>;

		qcom,csra-vreg-en-gpio = <&tlmm 113 0>;

		qcom,csra-cluster = <1>;

	};



	csra66x0_ampl_6B: csra66x0@6B {

		compatible = "qcom,csra66x0";

		reg = <0x6B>;

		qcom,csra-vreg-en-gpio = <&tlmm 113 0>;

		qcom,csra-cluster = <1>;

	};

};



&i2c_2 {

	status = "okay";

	/* CSRA66X0 cluster GRP_1 */

	csra66x0_ampl_68_1: csra66x0_1@68 {

		compatible = "qcom,csra66x0";

		reg = <0x68>;

		qcom,csra-vreg-en-gpio = <&tlmm 114 0>;

		qcom,csra-cluster = <1>;

		qcom,csra-cluster-master = <1>;

		interrupt-parent = <&tlmm>;

		interrupts = <81 IRQ_TYPE_LEVEL_HIGH>;

		irq-active-low = <0>;

	};



	csra66x0_ampl_69_1: csra66x0_1@69 {

		compatible = "qcom,csra66x0";

		reg = <0x69>;

		qcom,csra-vreg-en-gpio = <&tlmm 114 0>;

		qcom,csra-cluster = <1>;

	};



	csra66x0_ampl_6A_1: csra66x0_1@6A {

		compatible = "qcom,csra66x0";

		reg = <0x6A>;

		qcom,csra-vreg-en-gpio = <&tlmm 114 0>;

		qcom,csra-cluster = <1>;

	};



	csra66x0_ampl_6B_1: csra66x0_1@6B {

		compatible = "qcom,csra66x0";

		reg = <0x6B>;

		qcom,csra-vreg-en-gpio = <&tlmm 114 0>;

		qcom,csra-cluster = <1>;

	};

};



&csra66x0_ampl_68 {

	status = "okay";

};



&csra66x0_ampl_69 {

	status = "okay";

};



&csra66x0_ampl_6A {

	status = "okay";

};



&csra66x0_ampl_6B {

	status = "okay";

};



&csra66x0_ampl_68_1 {

	status = "okay";

};



&csra66x0_ampl_69_1 {

	status = "okay";

};



&csra66x0_ampl_6A_1 {

	status = "okay";

};



&csra66x0_ampl_6B_1 {

	status = "okay";

};