Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 0f212a38 authored by Namratha Siddappa's avatar Namratha Siddappa
Browse files

Merge remote-tracking branch 'quic/dev/msm-4.14-display' into msm-4.14



* quic/dev/msm-4.14-display:
  clk: qcom: mdss: fix possible NULL pointer dereference
  drm/msm/dsi-staging: fix possible array index out of bound access
  drm/msm/sde: sanitize debugfs inputs when reading mdp memory
  drm/msm/dp: update CP2520 pattern for electrical compliance
  drm/msm/dp: fix race condition during simulation
  drm/msm/dp: fix hdcp version check at sink
  drm/msm/sde: update initial clock value for continuous splash
  drm/msm/sde: clean up splash resource on failure
  ARM: dts: msm: add hd sim command display panel for SM8150 target
  drm/msm: Fix uninitialization and out of bound access issues
  drm/msm/sde: Add refcount support for wb irq ctrl
  drm/msm/dp: do not validate streams for HDR
  drm/msm/sde: reset plane state if not used in first commit
  drm/msm/sde: fix dual_ctl identification in encoder
  drm/msm: add import flag when buffer is imported
  ARM: dts: msm: Add DT properties to enable DP on sm6150 target
  clk: qcom: mdss: add support for 14nm DP PLL for sm6150 target
  drm:msm: begin/end CPU access before dma_buf vmap/vunmap
  drm/msm/sde: update secure_level after sec to non-sec transition
  drm/msm/sde: Add support for ROI function of AD4
  clk: qcom: mdss: update PLL programming for DisplayPort on sm8150
  drm/msm/dsi-staging: add support for secondary dsi display
  drm/msm/sde: register DSC_CTL and MERGE_3D blocks for debug dump
  ARM: dts: msm: enable ulps feature on sharp 1080p
  drm/msm/sde: add sysfs node in dpu driver to provide fps
  drm/msm/sde: update kickoff_cnt before ESD status check
  drm/msm/dsi-staging: validate dsi command size before sending command.

Change-Id: I879c90dc3a90217ac90a63c925bc2965c0c45b71
Signed-off-by: default avatarNamratha Siddappa <namratha@codeaurora.org>
parents 71644d76 b0e5566f
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment