Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 07256963 authored by Timur Tabi's avatar Timur Tabi Committed by Kumar Gala
Browse files

powerpc/85xx: fix PCI and localbus properties in p1022ds.dts



PCI ranges, localbus reg and localbus chip-select 2 range do not match
the memory map setup by bootloader.

Signed-off-by: default avatarTimur Tabi <timur@freescale.com>
Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
parent 3900fad3
Loading
Loading
Loading
Loading
+4 −4
Original line number Original line Diff line number Diff line
@@ -21,7 +21,7 @@
		reg = <0xf 0xffe05000 0 0x1000>;
		reg = <0xf 0xffe05000 0 0x1000>;
		ranges = <0x0 0x0 0xf 0xe8000000 0x08000000
		ranges = <0x0 0x0 0xf 0xe8000000 0x08000000
			  0x1 0x0 0xf 0xe0000000 0x08000000
			  0x1 0x0 0xf 0xe0000000 0x08000000
			  0x2 0x0 0xf 0xffa00000 0x00040000
			  0x2 0x0 0xf 0xff800000 0x00040000
			  0x3 0x0 0xf 0xffdf0000 0x00008000>;
			  0x3 0x0 0xf 0xffdf0000 0x00008000>;


		/*
		/*
@@ -226,7 +226,7 @@


	pci0: pcie@fffe09000 {
	pci0: pcie@fffe09000 {
		reg = <0xf 0xffe09000 0 0x1000>;
		reg = <0xf 0xffe09000 0 0x1000>;
		ranges = <0x2000000 0x0 0xa0000000 0xc 0x20000000 0x0 0x20000000
		ranges = <0x2000000 0x0 0xe0000000 0xc 0x20000000 0x0 0x20000000
			  0x1000000 0x0 0x00000000 0xf 0xffc10000 0x0 0x10000>;
			  0x1000000 0x0 0x00000000 0xf 0xffc10000 0x0 0x10000>;
		pcie@0 {
		pcie@0 {
			ranges = <0x2000000 0x0 0xe0000000
			ranges = <0x2000000 0x0 0xe0000000
@@ -241,7 +241,7 @@


	pci1: pcie@fffe0a000 {
	pci1: pcie@fffe0a000 {
		reg = <0xf 0xffe0a000 0 0x1000>;
		reg = <0xf 0xffe0a000 0 0x1000>;
		ranges = <0x2000000 0x0 0xc0000000 0xc 0x40000000 0x0 0x20000000
		ranges = <0x2000000 0x0 0xe0000000 0xc 0x40000000 0x0 0x20000000
			  0x1000000 0x0 0x00000000 0xf 0xffc20000 0x0 0x10000>;
			  0x1000000 0x0 0x00000000 0xf 0xffc20000 0x0 0x10000>;
		pcie@0 {
		pcie@0 {
			reg = <0x0 0x0 0x0 0x0 0x0>;
			reg = <0x0 0x0 0x0 0x0 0x0>;
@@ -257,7 +257,7 @@


	pci2: pcie@fffe0b000 {
	pci2: pcie@fffe0b000 {
		reg = <0xf 0xffe0b000 0 0x1000>;
		reg = <0xf 0xffe0b000 0 0x1000>;
		ranges = <0x2000000 0x0 0x80000000 0xc 0x00000000 0x0 0x20000000
		ranges = <0x2000000 0x0 0xe0000000 0xc 0x00000000 0x0 0x20000000
			  0x1000000 0x0 0x00000000 0xf 0xffc00000 0x0 0x10000>;
			  0x1000000 0x0 0x00000000 0xf 0xffc00000 0x0 0x10000>;
		pcie@0 {
		pcie@0 {
			ranges = <0x2000000 0x0 0xe0000000
			ranges = <0x2000000 0x0 0xe0000000