Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 01f3dc7d authored by Fugang Duan's avatar Fugang Duan Committed by Shawn Guo
Browse files

ARM: dts: imx: add fec1 and fec2 nodes for SOC i.MX6UL 



SOC i.MX6UL has two ethernet MACs, add fec1 and fec2 support for i.MX6UL.

Signed-off-by: default avatarFugang Duan <B38611@freescale.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 91eca8d5

arch/arm/boot/dts/imx6ul.dtsi

+36 −0
Original line number Diff line number Diff line
@@ -14,6 +14,8 @@ 


/ {

	aliases {

		ethernet0 = &fec1;

		ethernet1 = &fec2;

		gpio0 = &gpio1;

		gpio1 = &gpio2;

		gpio2 = &gpio3;
@@ -293,6 +295,23 @@ 
				#interrupt-cells = <2>;

			};



			fec2: ethernet@020b4000 {

				compatible = "fsl,imx6ul-fec", "fsl,imx6q-fec";

				reg = <0x020b4000 0x4000>;

				interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,

					     <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&clks IMX6UL_CLK_ENET>,

					 <&clks IMX6UL_CLK_ENET_AHB>,

					 <&clks IMX6UL_CLK_ENET_PTP>,

					 <&clks IMX6UL_CLK_ENET2_REF_125M>,

					 <&clks IMX6UL_CLK_ENET2_REF_125M>;

				clock-names = "ipg", "ahb", "ptp",

					      "enet_clk_ref", "enet_out";

				fsl,num-tx-queues=<1>;

				fsl,num-rx-queues=<1>;

				status = "disabled";

			};



			wdog1: wdog@020bc000 {

				compatible = "fsl,imx6ul-wdt", "fsl,imx21-wdt";

				reg = <0x020bc000 0x4000>;
@@ -511,6 +530,23 @@ 
				reg = <0x02184800 0x200>;

			};



			fec1: ethernet@02188000 {

				compatible = "fsl,imx6ul-fec", "fsl,imx6q-fec";

				reg = <0x02188000 0x4000>;

				interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,

					     <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&clks IMX6UL_CLK_ENET>,

					 <&clks IMX6UL_CLK_ENET_AHB>,

					 <&clks IMX6UL_CLK_ENET_PTP>,

					 <&clks IMX6UL_CLK_ENET_REF>,

					 <&clks IMX6UL_CLK_ENET_REF>;

				clock-names = "ipg", "ahb", "ptp",

					      "enet_clk_ref", "enet_out";

				fsl,num-tx-queues=<1>;

				fsl,num-rx-queues=<1>;

				status = "disabled";

			};



			usdhc1: usdhc@02190000 {

				compatible = "fsl,imx6ul-usdhc", "fsl,imx6sx-usdhc";

				reg = <0x02190000 0x4000>;