Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Unverified Commit 01951563 authored by Icenowy Zheng's avatar Icenowy Zheng Committed by Maxime Ripard
Browse files

clk: sunxi-ng: add A64 compatible string 



As claiming Allwinner A64 SRAM C is a prerequisite for all sub-blocks of
the A64 DE2, not only the CCU sub-block, a bus driver is then written for
enabling the access to the whole DE2 part by claiming the SRAM.

In this situation, the A64 compatible string will be just added with no
other requirments, as they're processed by the parent bus driver.

Signed-off-by: default avatarIcenowy Zheng <icenowy@aosc.io>
Signed-off-by: default avatarMaxime Ripard <maxime.ripard@bootlin.com>
parent f7486bc3

drivers/clk/sunxi-ng/ccu-sun8i-de2.c

+4 −7
Original line number Diff line number Diff line
@@ -288,17 +288,14 @@ static const struct of_device_id sunxi_de2_clk_ids[] = { 
		.compatible = "allwinner,sun8i-v3s-de2-clk",

		.data = &sun8i_v3s_de2_clk_desc,

	},

	{

		.compatible = "allwinner,sun50i-a64-de2-clk",

		.data = &sun50i_a64_de2_clk_desc,

	},

	{

		.compatible = "allwinner,sun50i-h5-de2-clk",

		.data = &sun50i_a64_de2_clk_desc,

	},

	/*

	 * The Allwinner A64 SoC needs some bit to be poke in syscon to make

	 * DE2 really working.

	 * So there's currently no A64 compatible here.

	 * H5 shares the same reset line with A64, so here H5 is using the

	 * clock description of A64.

	 */

	{ }

};