Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fd921a18 authored by Manaf Meethalavalappu Pallikunhi's avatar Manaf Meethalavalappu Pallikunhi
Browse files

ARM: dts: msm: Add thermal mitigation properties to msmgold 



Add thermal properties to enable kernel thermal monitoring
and mitigations like hotplug, frequency mitigation,
thermal reset, vdd restriction, etc. for msmgold.
Add mitigation profiles for each physical CPU which has information
like sensor to monitor and various mitigation types to enable
including boot frequency mitigation, emergency hotplug mitigation
and emergency frequency mitigation for msmgold.

Change-Id: I6f35e8709289b456ca48df1c3511a2d74c6aae27
Signed-off-by: default avatarManaf Meethalavalappu Pallikunhi <manafm@codeaurora.org>
parent e258fe26

arch/arm/boot/dts/qcom/msmgold-cpu.dtsi

+4 −0
Original line number Diff line number Diff line
@@ -45,6 +45,7 @@ 
			enable-method = "psci";

			cpu-release-addr = <0x0 0x90000000>;

			qcom,acc = <&acc0>;

			qcom,limits-info = <&mitigation_profile0>;

			next-level-cache = <&L2_1>;

			L2_1: l2-cache {

			      compatible = "arm,arch-cache";
@@ -60,6 +61,7 @@ 
			enable-method = "psci";

			cpu-release-addr = <0x0 0x90000000>;

			qcom,acc = <&acc1>;

			qcom,limits-info = <&mitigation_profile1>;

			next-level-cache = <&L2_1>;

		};
@@ -70,6 +72,7 @@ 
			enable-method = "psci";

			cpu-release-addr = <0x0 0x90000000>;

			qcom,acc = <&acc2>;

			qcom,limits-info = <&mitigation_profile2>;

			next-level-cache = <&L2_1>;

		};
@@ -80,6 +83,7 @@ 
			enable-method = "psci";

			cpu-release-addr = <0x0 0x90000000>;

			qcom,acc = <&acc3>;

			qcom,limits-info = <&mitigation_profile3>;

			next-level-cache = <&L2_1>;

		};

arch/arm/boot/dts/qcom/msmgold.dtsi

+70 −0
Original line number Diff line number Diff line
@@ -293,6 +293,76 @@ 
		};

	};



	mitigation_profile0: qcom,limit_info-0 {

		qcom,temperature-sensor = <&sensor_information5>;

		qcom,boot-frequency-mitigate;

		qcom,hotplug-mitigation-enable;

		qcom,emergency-frequency-mitigate;

	};



	mitigation_profile1: qcom,limit_info-1 {

		qcom,temperature-sensor = <&sensor_information6>;

		qcom,boot-frequency-mitigate;

		qcom,hotplug-mitigation-enable;

		qcom,emergency-frequency-mitigate;

	};



	mitigation_profile2: qcom,limit_info-2 {

		qcom,temperature-sensor = <&sensor_information7>;

		qcom,boot-frequency-mitigate;

		qcom,hotplug-mitigation-enable;

		qcom,emergency-frequency-mitigate;

	};



	mitigation_profile3: qcom,limit_info-3 {

		qcom,temperature-sensor = <&sensor_information8>;

		qcom,boot-frequency-mitigate;

		qcom,hotplug-mitigation-enable;

		qcom,emergency-frequency-mitigate;

	};



	qcom,msm-thermal {

		compatible = "qcom,msm-thermal";

		qcom,sensor-id = <5>;

		qcom,poll-ms = <250>;

		qcom,limit-temp = <60>;

		qcom,temp-hysteresis = <10>;

		qcom,freq-step = <2>;

		qcom,core-limit-temp = <80>;

		qcom,core-temp-hysteresis = <10>;

		qcom,hotplug-temp = <105>;

		qcom,hotplug-temp-hysteresis = <15>;

		qcom,freq-mitigation-temp = <105>;

		qcom,freq-mitigation-temp-hysteresis = <15>;

		qcom,freq-mitigation-value = <998400>;

		qcom,therm-reset-temp = <115>;

		qcom,online-hotplug-core;

		qcom,synchronous-cluster-id = <1>;

		qcom,synchronous-cluster-map = <1 4 &CPU0 &CPU1 &CPU2 &CPU3>;

		qcom,disable-cx-phase-ctrl;

		qcom,disable-gfx-phase-ctrl;

		qcom,disable-vdd-mx;

		qcom,disable-psm;

		qcom,disable-ocr;

		qcom,vdd-restriction-temp = <5>;

		qcom,vdd-restriction-temp-hysteresis = <10>;

		vdd-dig-supply = <&pmgold_s2_floor_level>;



		qcom,vdd-dig-rstr {

			qcom,vdd-rstr-reg = "vdd-dig";

			qcom,levels = <RPM_SMD_REGULATOR_LEVEL_NOM

					RPM_SMD_REGULATOR_LEVEL_BINNING

					RPM_SMD_REGULATOR_LEVEL_BINNING>;

			qcom,min-level = <RPM_SMD_REGULATOR_LEVEL_NONE>;

		};



		msm_thermal_freq: qcom,vdd-apps-rstr {

			qcom,vdd-rstr-reg = "vdd-apps";

			qcom,levels = <1094400>;

			qcom,freq-req;

		};

	};



	blsp1_uart2: serial@78b0000 {

		compatible = "qcom,msm-lsuart-v14";

		reg = <0x78b0000 0x200>;