Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fc31786a authored by Phani Kumar Uppalapati's avatar Phani Kumar Uppalapati Committed by Matt Wagantall
Browse files

mfd: wcd9335: Update wcd9335 codec readable registers 



Some of the codec registers though readable, are
not currently added in the readable register table.
This will prevent reading those registers from driver.
Add the registers to the table as readable.

Change-Id: Ieae7ef4150396907278631cc5a9b6bc8ad178362
Signed-off-by: default avatarPhani Kumar Uppalapati <phaniu@codeaurora.org>
parent 4f4e413a

drivers/mfd/wcd9335-tables.c

+12 −0
Original line number Diff line number Diff line
@@ -1074,9 +1074,21 @@ const u8 wcd9335_page12_reg_readable[WCD9335_PAGE_SIZE] = { 
	[WCD9335_REG(WCD9335_CDC_BOOST1_BOOST_CFG1)] = 1,

	[WCD9335_REG(WCD9335_CDC_BOOST1_BOOST_CFG2)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_WR_DATA_0)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_WR_DATA_1)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_WR_DATA_2)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_WR_DATA_3)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_WR_ADDR_0)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_WR_ADDR_1)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_WR_ADDR_2)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_WR_ADDR_3)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_RD_ADDR_0)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_RD_ADDR_1)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_RD_ADDR_2)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_RD_ADDR_3)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_RD_DATA_0)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_RD_DATA_1)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_RD_DATA_2)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_RD_DATA_3)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_ACCESS_CFG)] = 1,

	[WCD9335_REG(WCD9335_SWR_AHB_BRIDGE_ACCESS_STATUS)] = 1,

	[WCD9335_REG(WCD9335_CDC_VBAT_VBAT_PATH_CTL)] = 1,