Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fb9bff26 authored by Ben Skeggs's avatar Ben Skeggs
Browse files

nve0/ppp: enable support via nvc0's implementation 



NVIDIA also appear to use the same class on Fermi/Kepler for PPP.

Will allow use of the engine if firmware (nvXX_fuc086) provided.

Signed-off-by: default avatarBen Skeggs <bskeggs@redhat.com>
parent 4a795014

drivers/gpu/drm/nouveau/core/subdev/device/nve0.c

+3 −0
Original line number Diff line number Diff line
@@ -47,6 +47,7 @@ 
#include <engine/copy.h>

#include <engine/bsp.h>

#include <engine/vp.h>

#include <engine/ppp.h>



int

nve0_identify(struct nouveau_device *device)
@@ -78,6 +79,7 @@ nve0_identify(struct nouveau_device *device) 
		device->oclass[NVDEV_ENGINE_COPY1  ] = &nve0_copy1_oclass;

		device->oclass[NVDEV_ENGINE_BSP    ] = &nve0_bsp_oclass;

		device->oclass[NVDEV_ENGINE_VP     ] = &nve0_vp_oclass;

		device->oclass[NVDEV_ENGINE_PPP    ] = &nvc0_ppp_oclass;

		break;

	case 0xe7:

		device->cname = "GK107";
@@ -105,6 +107,7 @@ nve0_identify(struct nouveau_device *device) 
		device->oclass[NVDEV_ENGINE_COPY1  ] = &nve0_copy1_oclass;

		device->oclass[NVDEV_ENGINE_BSP    ] = &nve0_bsp_oclass;

		device->oclass[NVDEV_ENGINE_VP     ] = &nve0_vp_oclass;

		device->oclass[NVDEV_ENGINE_PPP    ] = &nvc0_ppp_oclass;

		break;

	default:

		nv_fatal(device, "unknown Kepler chipset\n");