Commit f8fdf537 authored Aug 19, 2013 by Steffen Trumtrar Committed by Mark Brown Aug 22, 2013

ASoC: fsl-ssi: add SSIEN errata work around



The chip errata for the i.MX35, Rev.2 has the following errata:

ENGcm06222: SSI:Transmission does not take place in bit length early frame sync
	    configuration

The workaround states, that TX_EN and SSI_EN bits should be set in the same
register write. As the next errata in the document (ENGcm06532) says to always
write RX_EN and TX_EN in the same register write in network mode.

Therefore include the whole write to
	CCSR_SSI_SCR_TE and CCSR_SSI_SCR_RE
into the write to
	CCSR_SSI_SCR_SSIEN

Signed-off-by: Steffen Trumtrar <s.trumtrar@pengutronix.de>
Signed-off-by: Mark Brown <broonie@linaro.org>

parent cd7f0295

sound/soc/fsl/fsl_ssi.c

+4 −7

Original line number	Diff line number	Diff line
		@@ -424,15 +424,12 @@ static int fsl_ssi_setup(struct fsl_ssi_private *ssi_private)
		write_ssi(0x300, &ssi->saccen);

		/*
		* Enable SSI
		* Enable SSI, Transmit and Receive
		*/
		write_ssi_mask(&ssi->scr, 0, CCSR_SSI_SCR_SSIEN);
		write_ssi(CCSR_SSI_SOR_WAIT(3), &ssi->sor);
		write_ssi_mask(&ssi->scr, 0, CCSR_SSI_SCR_SSIEN \|
		CCSR_SSI_SCR_TE \| CCSR_SSI_SCR_RE);

		/*
		* Enable Transmit and Receive
		*/
		write_ssi_mask(&ssi->scr, 0, CCSR_SSI_SCR_TE \| CCSR_SSI_SCR_RE);
		write_ssi(CCSR_SSI_SOR_WAIT(3), &ssi->sor);
		}

		return 0;