Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f6b3ab96 authored by Avaneesh Kumar Dwivedi's avatar Avaneesh Kumar Dwivedi Committed by Gerrit - the friendly Code Review server
Browse files

soc: qcom: pil-q6v5: Update cx_max to INT_MAX while voting for CX rail 



To support a higher GPU frequency on MSM8937 Pro target the CX rail
expects TURBO_HIGH voltage level. So while requesting regulator voltage
for CX rail request with max value set as INT_MAX.

Change-Id: I47eb863c4b384bb12e2ff21c44104847b0baa7ee
Signed-off-by: default avatarAvaneesh Kumar Dwivedi <akdwived@codeaurora.org>
parent e17a72ad

drivers/soc/qcom/pil-q6v5.c

+2 −2
Original line number Diff line number Diff line
@@ -146,7 +146,7 @@ err_vreg_pll: 
err_cx_enable:

	regulator_set_optimum_mode(drv->vreg_cx, 0);

err_cx_mode:

	regulator_set_voltage(drv->vreg_cx, RPM_REGULATOR_CORNER_NONE, uv);

	regulator_set_voltage(drv->vreg_cx, RPM_REGULATOR_CORNER_NONE, INT_MAX);

err_cx_voltage:

	clk_disable_unprepare(drv->qdss_clk);

err_qdss_vote:
@@ -175,7 +175,7 @@ void pil_q6v5_remove_proxy_votes(struct pil_desc *pil) 
	}

	regulator_disable(drv->vreg_cx);

	regulator_set_optimum_mode(drv->vreg_cx, 0);

	regulator_set_voltage(drv->vreg_cx, RPM_REGULATOR_CORNER_NONE, uv);

	regulator_set_voltage(drv->vreg_cx, RPM_REGULATOR_CORNER_NONE, INT_MAX);

	clk_disable_unprepare(drv->xo);

	clk_disable_unprepare(drv->pnoc_clk);

	clk_disable_unprepare(drv->qdss_clk);