Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f2bbe41c authored by John Crispin's avatar John Crispin
Browse files

MIPS: lantiq: adds xrx200 ethernet clock definition 



Signed-off-by: default avatarJohn Crispin <blogic@openwrt.org>
Patchwork: http://patchwork.linux-mips.org/patch/4521
parent b8b3acbe

arch/mips/lantiq/xway/sysctrl.c

+4 −0
Original line number Diff line number Diff line
@@ -370,6 +370,10 @@ void __init ltq_soc_init(void) 
		clkdev_add_pmu("1d900000.pcie", "pdi", 1, PMU1_PCIE_PDI);

		clkdev_add_pmu("1d900000.pcie", "ctl", 1, PMU1_PCIE_CTL);

		clkdev_add_pmu("1d900000.pcie", "ahb", 0, PMU_AHBM | PMU_AHBS);

		clkdev_add_pmu("1e108000.eth", NULL, 0,

				PMU_SWITCH | PMU_PPE_DPLUS | PMU_PPE_DPLUM |

				PMU_PPE_EMA | PMU_PPE_TC | PMU_PPE_SLL01 |

				PMU_PPE_QSB | PMU_PPE_TOP);

	} else if (of_machine_is_compatible("lantiq,ar9")) {

		clkdev_add_static(ltq_ar9_cpu_hz(), ltq_ar9_fpi_hz(),

				ltq_ar9_fpi_hz());