Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ee8c32df authored by Linux Build Service Account's avatar Linux Build Service Account Committed by Gerrit - the friendly Code Review server
Browse files

Merge "defconfig: msm: Enable SYSMON and disable GLINK communication interface"

parents 9732a9cd 4ef281da

arch/arm/configs/msmcortex-perf_defconfig

+1 −1
Original line number Diff line number Diff line
@@ -527,9 +527,9 @@ CONFIG_MSM_L2_SPM=y 
CONFIG_MSM_QMI_INTERFACE=y

CONFIG_MSM_IPC_ROUTER_SMD_XPRT=y

CONFIG_MSM_EVENT_TIMER=y

CONFIG_MSM_SYSMON_GLINK_COMM=y

CONFIG_MSM_TZ_SMMU=y

CONFIG_MSM_SUBSYSTEM_RESTART=y

CONFIG_MSM_SYSMON_COMM=y

CONFIG_MSM_PIL=y

CONFIG_MSM_PIL_SSR_GENERIC=y

CONFIG_MSM_PIL_MSS_QDSP6V5=y

arch/arm/configs/msmcortex_defconfig

+1 −1
Original line number Diff line number Diff line
@@ -528,11 +528,11 @@ CONFIG_MSM_QMI_INTERFACE=y 
CONFIG_MSM_DCC=y

CONFIG_MSM_IPC_ROUTER_SMD_XPRT=y

CONFIG_MSM_EVENT_TIMER=y

CONFIG_MSM_SYSMON_GLINK_COMM=y

CONFIG_MSM_IPC_ROUTER_GLINK_XPRT=y

CONFIG_MSM_GLINK_PKT=y

CONFIG_MSM_TZ_SMMU=y

CONFIG_MSM_SUBSYSTEM_RESTART=y

CONFIG_MSM_SYSMON_COMM=y

CONFIG_MSM_PIL=y

CONFIG_MSM_PIL_SSR_GENERIC=y

CONFIG_MSM_PIL_MSS_QDSP6V5=y

arch/arm64/configs/msmcortex-perf_defconfig

+1 −1
Original line number Diff line number Diff line
@@ -539,9 +539,9 @@ CONFIG_MSM_L2_SPM=y 
CONFIG_MSM_QMI_INTERFACE=y

CONFIG_MSM_IPC_ROUTER_SMD_XPRT=y

CONFIG_MSM_EVENT_TIMER=y

CONFIG_MSM_SYSMON_GLINK_COMM=y

CONFIG_MSM_TZ_SMMU=y

CONFIG_MSM_SUBSYSTEM_RESTART=y

CONFIG_MSM_SYSMON_COMM=y

CONFIG_MSM_PIL=y

CONFIG_MSM_PIL_SSR_GENERIC=y

CONFIG_MSM_PIL_MSS_QDSP6V5=y

arch/arm64/configs/msmcortex_defconfig

+1 −1
Original line number Diff line number Diff line
@@ -553,11 +553,11 @@ CONFIG_MSM_QMI_INTERFACE=y 
CONFIG_MSM_DCC=y

CONFIG_MSM_IPC_ROUTER_SMD_XPRT=y

CONFIG_MSM_EVENT_TIMER=y

CONFIG_MSM_SYSMON_GLINK_COMM=y

CONFIG_MSM_IPC_ROUTER_GLINK_XPRT=y

CONFIG_MSM_GLINK_PKT=y

CONFIG_MSM_TZ_SMMU=y

CONFIG_MSM_SUBSYSTEM_RESTART=y

CONFIG_MSM_SYSMON_COMM=y

CONFIG_MSM_PIL=y

CONFIG_MSM_PIL_SSR_GENERIC=y

CONFIG_MSM_PIL_MSS_QDSP6V5=y