Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ecba1060 authored by Paul Mundt's avatar Paul Mundt
Browse files

sh: Centralize the CPU cache initialization routines.



This provides a central point for CPU cache initialization routines.
This replaces the antiquated p3_cache_init() method, which the vast
majority of CPUs never cared about.

Signed-off-by: default avatarPaul Mundt <lethal@linux-sh.org>
parent e82da214
Loading
Loading
Loading
Loading
+2 −1
Original line number Diff line number Diff line
@@ -12,7 +12,6 @@
 *
 * See arch/sh/kernel/cpu/init.c:cache_init().
 */
#define p3_cache_init()				do { } while (0)
#define flush_cache_all()			do { } while (0)
#define flush_cache_mm(mm)			do { } while (0)
#define flush_cache_dup_mm(mm)			do { } while (0)
@@ -78,5 +77,7 @@ void kunmap_coherent(void);

#define PG_dcache_dirty	PG_arch_1

void cpu_cache_init(void);

#endif /* __KERNEL__ */
#endif /* __ASM_SH_CACHEFLUSH_H */
+0 −2
Original line number Diff line number Diff line
@@ -39,6 +39,4 @@
#define flush_icache_user_range(vma,pg,adr,len)	do { } while (0)
#define flush_cache_sigtramp(vaddr)		do { } while (0)

#define p3_cache_init()				do { } while (0)

#endif /* __ASM_CPU_SH2_CACHEFLUSH_H */
+0 −1
Original line number Diff line number Diff line
@@ -30,5 +30,4 @@ void flush_icache_range(unsigned long start, unsigned long end);
#define flush_icache_user_range(vma,pg,adr,len)	do { } while (0)
#define flush_cache_sigtramp(vaddr)		do { } while (0)

#define p3_cache_init()				do { } while (0)
#endif /* __ASM_CPU_SH2A_CACHEFLUSH_H */
+0 −2
Original line number Diff line number Diff line
@@ -32,8 +32,6 @@ void flush_icache_page(struct vm_area_struct *vma, struct page *page);
#define flush_cache_sigtramp(vaddr)		do { } while (0)
#define flush_icache_user_range(vma,pg,adr,len)	do { } while (0)

#define p3_cache_init()				do { } while (0)

#else
#include <cpu-common/cpu/cacheflush.h>
#endif
+0 −3
Original line number Diff line number Diff line
@@ -35,7 +35,4 @@ void flush_icache_user_range(struct vm_area_struct *vma, struct page *page,

#define flush_icache_page(vma,pg)		do { } while (0)

/* Initialization of P3 area for copy_user_page */
void p3_cache_init(void);

#endif /* __ASM_CPU_SH4_CACHEFLUSH_H */
Loading