Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e4ede4c4 authored by Puja Gupta's avatar Puja Gupta
Browse files

Merge tmp-759c8dc9 into msm-3.18



This merge brings upstream commits from kernel.org for GICv3 ITS support
* (49 commits)
  defconfig: msm: Enable GICv3 access control
  irqchip: GICv3: Check if GIC register access is controlled
  ARM: dts: msm: Fix interrupt-map property for msm8996
  ARM: dts: msm: Add GIC ITS extensions for 8996
  arm64: PCI/MSI: Use asm-generic/msi.h
  irqchip: gic-v3-its: Fix use of max with decimal constant
  genirq: Add more helper functions to support stacked irq_chip
  irqdomain: Introduce helper function irq_domain_add_hierarchy()
  irqdomain: Implement a method to automatically call parent domains alloc/free
  irqdomain: Do irq_find_mapping and set_type for hierarchy irqdomain in case OF
  genirq: Move irq_chip_write_msi_msg() helper to core
  genirq: Introduce callback irq_chip.irq_write_msi_msg
  PCI/MSI: Move cached entry functions to irq core
  genirq: Add IRQ_SET_MASK_OK_DONE to support stacked irqchip
  asm-generic: Add msi.h
  genirq: Split out flow handler typedefs into seperate header file
  PCI/MSI: Allow an msi_controller to be associated to an irq domain
  PCI/MSI: Provide mechanism to alloc/free MSI/MSIX interrupt from irqdomain
  PCI/MSI: Enhance core to support hierarchy irqdomain
  genirq: Provide default callbacks for msi_domain_ops
  genirq: Introduce msi_domain_alloc/free_irqs()
  genirq: Add generic msi irq domain support
  PCI/MSI: Introduce helpers to hide struct msi_desc implementation details
  PCI/MSI: Rename mask/unmask_msi_irq et al
  PCI/MSI: Rename write_msi_msg() to pci_write_msi_msg()
  PCI/MSI: Rename __read_msi_msg() to __pci_read_msi_msg()
  PCI/MSI: Rename "struct msi_chip" to "struct msi_controller"
  s390/MSI: Use __msi_mask_irq() instead of default_msi_mask_irq()
  Revert "PCI: Add x86_msi.msi_mask_irq() and msix_mask_irq()"
  PCI/MSI: Add pci_msi_ignore_mask to prevent writes to MSI/MSI-X Mask Bits
  genirq: Introduce irq_chip.irq_compose_msi_msg() to support stacked irqchip
  genirq: Introduce helper functions to support stacked irq_chip
  genirq: Introduce helper irq_domain_set_info() to reduce duplicated code
  irqchip: GICv3: Binding updates for ITS
  irqchip: gicv3-its: Fix ITT allocation
  irqchip: gicv3-its: Move some alloc/free code to activate/deactivate
  irqchip: gicv3-its: Fix domain free in multi-MSI case
  irqchip: GICv3: ITS: enable compilation of the ITS driver
  irqchip: GICv3: ITS: plug ITS init into main GICv3 code
  irqchip: GICv3: ITS: DT probing and initialization
  irqchip: GICv3: ITS: MSI support
  irqchip: GICv3: ITS: device allocation and configuration
  irqchip: GICv3: ITS: tables allocators
  irqchip: GICv3: ITS: LPI allocator
  irqchip: GICv3: ITS: irqchip implementation
  irqchip: GICv3: ITS command queue
  irqchip: GICv3: rework redistributor structure
  irqchip: GICv3: Convert to domain hierarchy
  irqdomain: Introduce new interfaces to support hierarchy irqdomains

Change-Id: I473037ce4cef33a85a3e0f2d9ece86ed234bbc9b
Signed-off-by: default avatarPuja Gupta <pujag@codeaurora.org>
parents 7427cd00 759c8dc9
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment