Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e09fe057 authored by Linux Build Service Account's avatar Linux Build Service Account Committed by Gerrit - the friendly Code Review server
Browse files

Merge "coresight: add support for gpr registers in tpdm"

parents cdff9f5a ac331bd0

Documentation/devicetree/bindings/coresight/coresight.txt

+2 −0
Original line number Diff line number Diff line
@@ -208,6 +208,8 @@ Optional properties: 
- qcom,cmb-elem-size : specifies the CMB element size supported by each monitor

		       connected to the aggregator on each port. Should be specified

		       in pairs (port, cmb element size).

- qcom,clk-enable: specifies whether additional clock bit needs to be set for

		   M4M TPDM.

- qcom,tpda-atid : specifies the ATID for TPDA.

- qcom,inst-id : QMI instance id for remote ETMs.

- qcom,noovrflw-enable : boolean, indicating whether no overflow bit needs to be

arch/arm/boot/dts/qcom/msm8996-coresight-v1.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -379,6 +379,8 @@ 
		coresight-child-list = <&tpda_apss>;

		coresight-child-ports = <0>;



		qcom,clk-enable;



		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

arch/arm/boot/dts/qcom/msm8996-coresight-v2.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -416,6 +416,8 @@ 
		coresight-child-list = <&tpda_apss>;

		coresight-child-ports = <0>;



		qcom,clk-enable;



		clocks = <&clock_gcc clk_qdss_clk>,

			 <&clock_gcc clk_qdss_a_clk>;

		clock-names = "core_clk", "core_a_clk";

drivers/coresight/coresight-tpdm.c

100644 → 100755
+2813 −111

File changed.File mode changed from 100644 to 100755.

Preview size limit exceeded, changes collapsed.