Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit db8915ca authored by Kyle Piefer's avatar Kyle Piefer
Browse files

ARM: dts: msm: Add MSM8996 Pro AU GPU speed bins 



Add the GPU power level speed bins for the MSM8996
Pro auto target.

CRs-Fixed: 1079792
Change-Id: I042831213deb016b833f8364bbe430866581a2ee
Signed-off-by: default avatarKyle Piefer <kpiefer@codeaurora.org>
parent 3c3215e3

arch/arm/boot/dts/qcom/msm8996pro-auto.dtsi

+141 −0
Original line number Diff line number Diff line
@@ -455,3 +455,144 @@ 
		<          0  0 >,

		<  315000000  4 >;

};



&msm_gpu {

	qcom,gpu-pwrlevel-bins {

		#address-cells = <1>;

		#size-cells = <0>;



		compatible="qcom,gpu-pwrlevel-bins";



		qcom,gpu-pwrlevels-0 {

			#address-cells = <1>;

			#size-cells = <0>;



			qcom,speed-bin = <0>;



			qcom,initial-pwrlevel = <4>;



			qcom,gpu-pwrlevel@0 {

				reg = <0>;

				qcom,gpu-freq = <624000000>;

				qcom,bus-freq = <12>;

				qcom,bus-min = <11>;

				qcom,bus-max = <12>;

			};



			qcom,gpu-pwrlevel@1 {

				reg = <1>;

				qcom,gpu-freq = <560000000>;

				qcom,bus-freq = <11>;

				qcom,bus-min = <9>;

				qcom,bus-max = <12>;

			};



			qcom,gpu-pwrlevel@2 {

				reg = <2>;

				qcom,gpu-freq = <510000000>;

				qcom,bus-freq = <9>;

				qcom,bus-min = <8>;

				qcom,bus-max = <11>;

			};



			qcom,gpu-pwrlevel@3 {

				reg = <3>;

				qcom,gpu-freq = <401800000>;

				qcom,bus-freq = <8>;

				qcom,bus-min = <7>;

				qcom,bus-max = <9>;

			};



			qcom,gpu-pwrlevel@4 {

				reg = <4>;

				qcom,gpu-freq = <315000000>;

				qcom,bus-freq = <6>;

				qcom,bus-min = <5>;

				qcom,bus-max = <7>;

			};



			qcom,gpu-pwrlevel@5 {

				reg = <5>;

				qcom,gpu-freq = <27000000>;

				qcom,bus-freq = <0>;

				qcom,bus-min = <0>;

				qcom,bus-max = <0>;

			};



			/delete-node/ qcom,gpu-pwrlevel@6;

			/delete-node/ qcom,gpu-pwrlevel@7;

			/delete-node/ qcom,gpu-pwrlevel@8;

		};



		qcom,gpu-pwrlevels-1 {

			#address-cells = <1>;

			#size-cells = <0>;



			qcom,speed-bin = <1>;



			qcom,initial-pwrlevel = <2>;



			qcom,gpu-pwrlevel@0 {

				reg = <0>;

				qcom,gpu-freq = <510000000>;

				qcom,bus-freq = <9>;

				qcom,bus-min = <8>;

				qcom,bus-max = <11>;

			};



			qcom,gpu-pwrlevel@1 {

				reg = <1>;

				qcom,gpu-freq = <401800000>;

				qcom,bus-freq = <8>;

				qcom,bus-min = <7>;

				qcom,bus-max = <9>;

			};



			qcom,gpu-pwrlevel@2 {

				reg = <2>;

				qcom,gpu-freq = <315000000>;

				qcom,bus-freq = <6>;

				qcom,bus-min = <5>;

				qcom,bus-max = <7>;

			};



			qcom,gpu-pwrlevel@3 {

				reg = <3>;

				qcom,gpu-freq = <27000000>;

				qcom,bus-freq = <0>;

				qcom,bus-min = <0>;

				qcom,bus-max = <0>;

			};



			/delete-node/ qcom,gpu-pwrlevel@4;

			/delete-node/ qcom,gpu-pwrlevel@5;

			/delete-node/ qcom,gpu-pwrlevel@6;

			/delete-node/ qcom,gpu-pwrlevel@7;

		};



		qcom,gpu-pwrlevels-2 {

			#address-cells = <1>;

			#size-cells = <0>;



			qcom,speed-bin = <2>;



			qcom,initial-pwrlevel = <0>;



			qcom,gpu-pwrlevel@0 {

				reg = <0>;

				qcom,gpu-freq = <315000000>;

				qcom,bus-freq = <6>;

				qcom,bus-min = <5>;

				qcom,bus-max = <7>;

			};



			qcom,gpu-pwrlevel@1 {

				reg = <1>;

				qcom,gpu-freq = <27000000>;

				qcom,bus-freq = <0>;

				qcom,bus-min = <0>;

				qcom,bus-max = <0>;

			};

		};

	};

};