Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d89a5277 authored by Hareesh Gundu's avatar Hareesh Gundu Committed by Jordan Crouse
Browse files

msm: kgsl: Add support for A505 & A506 GPUs 



Add new GPU IDs, macros and VBIF settings for
new GPU revisions A505 and A506.

Change-Id: I6dfaa0c9b3691e4cd702654b40aff12e65519e59
Signed-off-by: default avatarHareesh Gundu <hareeshg@codeaurora.org>
parent a31d08be

drivers/gpu/msm/adreno-gpulist.h

+26 −0
Original line number Diff line number Diff line
@@ -185,6 +185,32 @@ static const struct adreno_gpu_core adreno_gpulist[] = { 
		.max_power = 5448,

		.regfw_name = "a530v3_seq.fw2",

	},

	{

		.gpurev = ADRENO_REV_A505,

		.core = 5,

		.major = 0,

		.minor = 5,

		.patchid = ANY_ID,

		.pm4fw_name = "a530_pm4.fw",

		.pfpfw_name = "a530_pfp.fw",

		.gpudev = &adreno_a5xx_gpudev,

		.gmem_size = (SZ_128K + SZ_8K),

		.num_protected_regs = 0x20,

		.busy_mask = 0xFFFFFFFE,

	},

	{

		.gpurev = ADRENO_REV_A506,

		.core = 5,

		.major = 0,

		.minor = 6,

		.patchid = ANY_ID,

		.pm4fw_name = "a530_pm4.fw",

		.pfpfw_name = "a530_pfp.fw",

		.gpudev = &adreno_a5xx_gpudev,

		.gmem_size = (SZ_128K + SZ_8K),

		.num_protected_regs = 0x20,

		.busy_mask = 0xFFFFFFFE,

	},

	{

		.gpurev = ADRENO_REV_A510,

		.core = 5,

drivers/gpu/msm/adreno.h

+9 −0
Original line number Diff line number Diff line
@@ -152,6 +152,8 @@ enum adreno_gpurev { 
	ADRENO_REV_A418 = 418,

	ADRENO_REV_A420 = 420,

	ADRENO_REV_A430 = 430,

	ADRENO_REV_A505 = 505,

	ADRENO_REV_A506 = 506,

	ADRENO_REV_A510 = 510,

	ADRENO_REV_A530 = 530,

};
@@ -921,6 +923,8 @@ static inline int adreno_is_a5xx(struct adreno_device *adreno_dev) 
			ADRENO_GPUREV(adreno_dev) < 600;

}



ADRENO_TARGET(a505, ADRENO_REV_A505)

ADRENO_TARGET(a506, ADRENO_REV_A506)

ADRENO_TARGET(a510, ADRENO_REV_A510)

ADRENO_TARGET(a530, ADRENO_REV_A530)
@@ -942,6 +946,11 @@ static inline int adreno_is_a530v3(struct adreno_device *adreno_dev) 
		(ADRENO_CHIPID_PATCH(adreno_dev->chipid) == 2);

}



static inline int adreno_is_a505_or_a506(struct adreno_device *adreno_dev)

{

	return ADRENO_GPUREV(adreno_dev) >= 505 &&

			ADRENO_GPUREV(adreno_dev) <= 506;

}

/**

 * adreno_context_timestamp() - Return the last queued timestamp for the context

 * @k_ctxt: Pointer to the KGSL context to query

drivers/gpu/msm/adreno_a5xx.c

+65 −4
Original line number Diff line number Diff line
@@ -41,6 +41,8 @@ static const struct adreno_vbif_data a530_vbif[] = { 
static const struct adreno_vbif_platform a5xx_vbif_platforms[] = {

	{ adreno_is_a530, a530_vbif },

	{ adreno_is_a510, a530_vbif },

	{ adreno_is_a505, a530_vbif },

	{ adreno_is_a506, a530_vbif },

};



#define PREEMPT_RECORD(_field) \
@@ -354,7 +356,15 @@ static void a5xx_gpudev_init(struct adreno_device *adreno_dev) 


	gpudev = ADRENO_GPU_DEVICE(adreno_dev);



	if (adreno_is_a510(adreno_dev)) {

	if (adreno_is_a505_or_a506(adreno_dev)) {

		gpudev->snapshot_data->sect_sizes->cp_meq = 32;

		gpudev->snapshot_data->sect_sizes->cp_merciu = 1024;

		gpudev->snapshot_data->sect_sizes->roq = 256;



		/* A505 & A506 having 3 XIN ports in VBIF */

		gpudev->vbif_xin_halt_ctrl0_mask =

				A510_VBIF_XIN_HALT_CTRL0_MASK;

	} else if (adreno_is_a510(adreno_dev)) {

		gpudev->snapshot_data->sect_sizes->cp_meq = 32;

		gpudev->snapshot_data->sect_sizes->cp_merciu = 32;

		gpudev->snapshot_data->sect_sizes->roq = 256;
@@ -966,6 +976,44 @@ struct kgsl_hwcg_reg { 
	unsigned int val;

};



static const struct kgsl_hwcg_reg a50x_hwcg_regs[] = {

	{A5XX_RBBM_CLOCK_CNTL_SP0, 0x02222222},

	{A5XX_RBBM_CLOCK_CNTL2_SP0, 0x02222220},

	{A5XX_RBBM_CLOCK_HYST_SP0, 0x0000F3CF},

	{A5XX_RBBM_CLOCK_DELAY_SP0, 0x00000080},

	{A5XX_RBBM_CLOCK_CNTL_TP0, 0x22222222},

	{A5XX_RBBM_CLOCK_CNTL2_TP0, 0x22222222},

	{A5XX_RBBM_CLOCK_CNTL3_TP0, 0x00002222},

	{A5XX_RBBM_CLOCK_HYST_TP0, 0x77777777},

	{A5XX_RBBM_CLOCK_HYST2_TP0, 0x77777777},

	{A5XX_RBBM_CLOCK_HYST3_TP0, 0x00007777},

	{A5XX_RBBM_CLOCK_DELAY_TP0, 0x11111111},

	{A5XX_RBBM_CLOCK_DELAY2_TP0, 0x11111111},

	{A5XX_RBBM_CLOCK_DELAY3_TP0, 0x00001111},

	{A5XX_RBBM_CLOCK_CNTL_UCHE, 0x22222222},

	{A5XX_RBBM_CLOCK_HYST_UCHE, 0x00444444},

	{A5XX_RBBM_CLOCK_DELAY_UCHE, 0x00000002},

	{A5XX_RBBM_CLOCK_CNTL_RB0, 0x22222222},

	{A5XX_RBBM_CLOCK_CNTL2_RB0, 0x00222222},

	{A5XX_RBBM_CLOCK_CNTL_CCU0, 0x00022220},

	{A5XX_RBBM_CLOCK_CNTL_RAC, 0x05522222},

	{A5XX_RBBM_CLOCK_CNTL2_RAC, 0x00555555},

	{A5XX_RBBM_CLOCK_HYST_RB_CCU0, 0x04040404},

	{A5XX_RBBM_CLOCK_HYST_RAC, 0x07444044},

	{A5XX_RBBM_CLOCK_DELAY_RB_CCU_L1_0, 0x00000002},

	{A5XX_RBBM_CLOCK_DELAY_RAC, 0x00010011},

	{A5XX_RBBM_CLOCK_CNTL_TSE_RAS_RBBM, 0x04222222},

	{A5XX_RBBM_CLOCK_MODE_GPC, 0x02222222},

	{A5XX_RBBM_CLOCK_MODE_VFD, 0x00002222},

	{A5XX_RBBM_CLOCK_HYST_TSE_RAS_RBBM, 0x00000000},

	{A5XX_RBBM_CLOCK_HYST_GPC, 0x04104004},

	{A5XX_RBBM_CLOCK_HYST_VFD, 0x00000000},

	{A5XX_RBBM_CLOCK_DELAY_HLSQ, 0x00000000},

	{A5XX_RBBM_CLOCK_DELAY_TSE_RAS_RBBM, 0x00004000},

	{A5XX_RBBM_CLOCK_DELAY_GPC, 0x00000200},

	{A5XX_RBBM_CLOCK_DELAY_VFD, 0x00002222}

};



static const struct kgsl_hwcg_reg a510_hwcg_regs[] = {

	{A5XX_RBBM_CLOCK_CNTL_SP0, 0x02222222},

	{A5XX_RBBM_CLOCK_CNTL_SP1, 0x02222222},
@@ -1128,6 +1176,8 @@ static const struct { 
	{ adreno_is_a530v3, a530_hwcg_regs, ARRAY_SIZE(a530_hwcg_regs) },

	{ adreno_is_a530v2, a530_hwcg_regs, ARRAY_SIZE(a530_hwcg_regs) },

	{ adreno_is_a510, a510_hwcg_regs, ARRAY_SIZE(a510_hwcg_regs) },

	{ adreno_is_a505, a50x_hwcg_regs, ARRAY_SIZE(a50x_hwcg_regs) },

	{ adreno_is_a506, a50x_hwcg_regs, ARRAY_SIZE(a50x_hwcg_regs) },

};



static void a5xx_hwcg_init(struct adreno_device *adreno_dev)
@@ -1233,6 +1283,9 @@ static void _load_regfile(struct adreno_device *adreno_dev) 
	uint32_t *block;

	int ret = -EINVAL;



	if (!adreno_dev->gpucore->regfw_name)

		return;



	ret = request_firmware(&fw, adreno_dev->gpucore->regfw_name,

			device->dev);

	if (ret) {
@@ -1720,7 +1773,12 @@ static void a5xx_start(struct adreno_device *adreno_dev) 
	 * Below CP registers are 0x0 by default, program init

	 * values based on a5xx flavor.

	 */

	if (adreno_is_a510(adreno_dev)) {

	if (adreno_is_a505_or_a506(adreno_dev)) {

		kgsl_regwrite(device, A5XX_CP_MEQ_THRESHOLDS, 0x20);

		kgsl_regwrite(device, A5XX_CP_MERCIU_SIZE, 0x400);

		kgsl_regwrite(device, A5XX_CP_ROQ_THRESHOLDS_2, 0x40000030);

		kgsl_regwrite(device, A5XX_CP_ROQ_THRESHOLDS_1, 0x20100D0A);

	} else if (adreno_is_a510(adreno_dev)) {

		kgsl_regwrite(device, A5XX_CP_MEQ_THRESHOLDS, 0x20);

		kgsl_regwrite(device, A5XX_CP_MERCIU_SIZE, 0x20);

		kgsl_regwrite(device, A5XX_CP_ROQ_THRESHOLDS_2, 0x40000030);
@@ -1734,9 +1792,12 @@ static void a5xx_start(struct adreno_device *adreno_dev) 


	/*

	 * vtxFifo and primFifo thresholds default values

	 * are different for A510.

	 * are different.

	 */

	if (adreno_is_a510(adreno_dev))

	if (adreno_is_a505_or_a506(adreno_dev))

		kgsl_regwrite(device, A5XX_PC_DBG_ECO_CNTL,

						(0x100 << 11 | 0x100 << 22));

	else if (adreno_is_a510(adreno_dev))

		kgsl_regwrite(device, A5XX_PC_DBG_ECO_CNTL,

						(0x200 << 11 | 0x200 << 22));

	else