Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d7ca2049 authored by Viraja Kommaraju's avatar Viraja Kommaraju Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: msm: make dtb for APQ8009 MTP with WCD9326 



APQ8009 MTP have WCD9326 external codec over i2s. Add sound node
and pincontrol for this platform.

Change-Id: Iac64a251801245e10d7f51b127983237f3617aa5
Signed-off-by: default avatarViraja Kommaraju <virajak@codeaurora.org>
parent c44279d0

arch/arm/boot/dts/qcom/Makefile

+2 −1
Original line number Diff line number Diff line
@@ -228,7 +228,8 @@ dtb-$(CONFIG_ARCH_MSM8909) += msm8909-pm8916-mtp.dtb \ 
	apq8009w-1gb-cdp.dtb \

	msm8909w-1gb-swoctp.dtb \

	apq8009w-1gb-swoctp.dtb \

	apq8009w-1gb-nowgr-swoctp.dtb

	apq8009w-1gb-nowgr-swoctp.dtb \

	apq8009-mtp-wcd9326.dtb





ifeq ($(CONFIG_ARM64),y)

arch/arm/boot/dts/qcom/msm8909-pinctrl.dtsi

+140 −0
Original line number Diff line number Diff line
@@ -1479,5 +1479,145 @@ 
				};

			};

		};



		pmx_i2s_mclk {

			label = "i2s_mclk";

			i2s_mclk_active: i2s_mclk_active {

				mux {

					pins = "gpio59";

					function = "pri_mi2s_mclk_a";

				};

				config {

					pins = "gpio59";

					drive-strength = <8>;   /* 8 MA */

					bias-disable;           /* No PULL */

					output-high;

				};

			};



			i2s_mclk_sleep: i2s_mclk_sleep {

				mux {

					pins = "gpio59";

					function = "pri_mi2s_mclk_a";

				};

				configs {

					pins = "gpio59";

					drive-strength = <2>;   /* 2 MA */

					bias-pull-down;	        /* PULL DOWN */

				};

			};

		};



		pmx_pri_mi2s {

			label = "pri_mi2s";

			pri_mi2s_active: pri_mi2s_active {

				mux {

					pins = "gpio60", "gpio61",

						"gpio62", "gpio63";

					function = "pri_mi2s_sck_a";

				};

				configs {

					pins = "gpio60", "gpio61",

						"gpio62", "gpio63";

					drive-strength = <8>;   /* 8 MA */

					bias-disable;           /* No PULL */

					output-high;

				};

			};

			pri_mi2s_sleep: pri_mi2s_sleep {

				mux {

					pins = "gpio60", "gpio61",

						"gpio62", "gpio63";

					function = "pri_mi2s_sck_a";

				};

				configs {

					pins = "gpio60", "gpio61",

						"gpio62", "gpio63";

					drive-strength = <2>;   /* 2 MA */

					bias-pull-down;	        /* PULL DOWN */

				};

			};

		};



		pmx_quat_mi2s {

			label = "quat_mi2s";

			quat_mi2s_active: quat_mi2s_active {

				mux {

					pins = "gpio0", "gpio1";

					function = "sec_mi2s_ws";

				};

				configs {

					pins = "gpio0", "gpio1";

					drive-strength = <8>;   /* 8 MA */

					bias-disable;           /* No PULL */

					output-high;

				};

			};

			quat_mi2s_sleep: quat_mi2s_sleep {

				mux {

					pins = "gpio0", "gpio1";

					function = "sec_mi2s_ws";

				};

				configs {

					pins = "gpio0", "gpio1";

					drive-strength = <2>;   /* 2 MA */

					bias-pull-down;	        /* PULL DOWN */

				};

			};

		};



		pmx_quat_mi2s_din {

			label = "quat_mi2s_din";

			quat_mi2s_din_active: quat_mi2s_din_active {

				mux {

					pins = "gpio2", "gpio3";

					function = "sec_mi2s_data0";

				};

				configs {

					pins = "gpio2", "gpio3";

					drive-strength = <8>;   /* 8 MA */

					bias-disable;	        /* No PULL */

				};

			};

			quat_mi2s_din_sleep: quat_mi2s_din_sleep {

				mux {

					pins = "gpio2", "gpio3";

					function = "sec_mi2s_data0";

				};

				configs {

					pins = "gpio2", "gpio3";

					drive-strength = <2>;   /* 2 MA */

					bias-pull-down;	        /* PULL DOWN */

				};

			};

		};



		wsa-spkr-sd {

			label = "wsa-spkr-sd";

			wsa_spkr_sd_act: lines_on {

				mux {

					pins = "gpio72", "gpio73";

					function = "gpio";

				};

				configs {

					pins = "gpio72", "gpio73";

					drive-strength = <8>;

					output-high;

					bias-pull-down;

				};

			};

			wsa_spkr_sd_sus: lines_off {

				mux {

					pins = "gpio72", "gpio73";

					function = "gpio";

				};

				configs {

					pins = "gpio72", "gpio73";

					drive-strength = <2>;

					output-low;

					bias-disable;

				};

			};

		};

	};

};

arch/arm/boot/dts/qcom/msm8909.dtsi

+47 −2
Original line number Diff line number Diff line
@@ -1330,8 +1330,8 @@ 
		dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {

			compatible = "qcom,msm-dai-q6-mi2s";

			qcom,msm-dai-q6-mi2s-dev-id = <3>;

			qcom,msm-mi2s-rx-lines = <1>;

			qcom,msm-mi2s-tx-lines = <2>;

			qcom,msm-mi2s-rx-lines = <0>;

			qcom,msm-mi2s-tx-lines = <3>;

		};



		dai_mi2s5: qcom,msm-dai-q6-mi2s-quin {
@@ -1356,12 +1356,57 @@ 
		};

	};



	dai_hdmi: qcom,msm-dai-q6-hdmi {

		compatible = "qcom,msm-dai-q6-hdmi";

		qcom,msm-dai-q6-dev-id = <8>;

	};



	lsm: qcom,msm-lsm-client {

		compatible = "qcom,msm-lsm-client";

	};



	qcom,msm-dai-q6 {

		compatible = "qcom,msm-dai-q6";

		sb_0_rx: qcom,msm-dai-q6-sb-0-rx {

			compatible = "qcom,msm-dai-q6-dev";

			qcom,msm-dai-q6-dev-id = <16384>;

		};



		sb_0_tx: qcom,msm-dai-q6-sb-0-tx {

			compatible = "qcom,msm-dai-q6-dev";

			qcom,msm-dai-q6-dev-id = <16385>;

		};



		sb_1_rx: qcom,msm-dai-q6-sb-1-rx {

			compatible = "qcom,msm-dai-q6-dev";

			qcom,msm-dai-q6-dev-id = <16386>;

		};



		sb_1_tx: qcom,msm-dai-q6-sb-1-tx {

			compatible = "qcom,msm-dai-q6-dev";

			qcom,msm-dai-q6-dev-id = <16387>;

		};



		sb_3_rx: qcom,msm-dai-q6-sb-3-rx {

			compatible = "qcom,msm-dai-q6-dev";

			qcom,msm-dai-q6-dev-id = <16390>;

		};



		sb_3_tx: qcom,msm-dai-q6-sb-3-tx {

			compatible = "qcom,msm-dai-q6-dev";

			qcom,msm-dai-q6-dev-id = <16391>;

		};



		sb_4_rx: qcom,msm-dai-q6-sb-4-rx {

			compatible = "qcom,msm-dai-q6-dev";

			qcom,msm-dai-q6-dev-id = <16392>;

		};



		sb_4_tx: qcom,msm-dai-q6-sb-4-tx {

			compatible = "qcom,msm-dai-q6-dev";

			qcom,msm-dai-q6-dev-id = <16393>;

		};



		bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {

			compatible = "qcom,msm-dai-q6-dev";

			qcom,msm-dai-q6-dev-id = <12288>;

include/dt-bindings/clock/msm-clocks-8909.h

+3 −0
Original line number Diff line number Diff line
@@ -227,4 +227,7 @@ 
#define clk_apc3_m_clk				0x78c64486

#define clk_l2_m_clk                            0x4bedf4d0



#define clk_audio_ap_clk                        0x312ac429

#define clk_audio_pmi_clk                       0xb7ba2274



#endif