Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ccf0cf91 authored by Rama Krishna Phani A's avatar Rama Krishna Phani A Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: msm: enable PCIe EP mode and disable PCIe RC and WiFi for 


SDX20

Enable PCIe EP mode as well as disable PCIe RC mode and WiFi
for SDX20.

Change-Id: I6661e9cbfb52237956f2e9f416163a3c5dfcedf8
Signed-off-by: default avatarRama Krishna Phani A <rphani@codeaurora.org>
parent ad3bc18e

arch/arm/boot/dts/qcom/sdx20-emmc-pcie-ep-mtp.dts

+12 −0
Original line number Diff line number Diff line
@@ -52,3 +52,15 @@ 


	status = "ok";

};



&pcie_ep {

	status = "ok";

};



&pcie0 {

	status = "disabled";

};



&cnss_pcie {

	status = "disabled";

};

arch/arm/boot/dts/qcom/sdx20-nand-pcie-ep-mtp.dts

+12 −0
Original line number Diff line number Diff line
@@ -41,3 +41,15 @@ 


	status = "ok";

};



&pcie_ep {

	status = "ok";

};



&pcie0 {

	status = "disabled";

};



&cnss_pcie {

	status = "disabled";

};

arch/arm/boot/dts/qcom/sdx20-v2-emmc-pcie-ep-mtp.dts

+12 −0
Original line number Diff line number Diff line
@@ -53,3 +53,15 @@ 


	status = "ok";

};



&pcie_ep {

	status = "ok";

};



&pcie0 {

	status = "disabled";

};



&cnss_pcie {

	status = "disabled";

};

arch/arm/boot/dts/qcom/sdx20-v2-nand-pcie-ep-mtp.dts

+12 −0
Original line number Diff line number Diff line
@@ -42,3 +42,15 @@ 


	status = "ok";

};



&pcie_ep {

	status = "ok";

};



&pcie0 {

	status = "disabled";

};



&cnss_pcie {

	status = "disabled";

};