Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit caf9c301 authored by Xiaogang Cui's avatar Xiaogang Cui
Browse files

Documentation: msm: restructure coresight driver's binding 



The required and optional properties for CoreSight drivers are not
described properly here. Restructure this device tree binding file
to make them more clear.

Change-Id: Ifc3400508f281e01d128fb6c782fa210bd880e10
Signed-off-by: default avatarXiaogang Cui <xiaogang@codeaurora.org>
parent cbd32df3

Documentation/devicetree/bindings/coresight/coresight.txt

+19 −20
Original line number Diff line number Diff line
@@ -110,20 +110,6 @@ Required properties: 
- coresight-id : unique integer identifier for the component

- coresight-name : unique descriptive name of the component

- coresight-nr-inports : number of input ports on the component

- qcom,inst-id : QMI instance id for remote ETMs

- coresight-cti-cpu : cpu phandle for cpu cti, required when qcom,cti-save is true

- coresight-etm-cpu : specifies phandle for the cpu associated with the ETM device

- qcom,dbgui-addr-offset : indicates the offset of dbgui address registers

- qcom,dbgui-data-offset : indicates the offset of dbgui data registers

- qcom,dbgui-size : indicates the size of dbgui address and data registers



coresight-outports, coresight-child-list and coresight-child-ports lists will

be of the same length and will have a one to one correspondence among the

elements at the same list index.



coresight-default-sink must be specified for one of the sink devices that is

intended to be made the default sink. Other sink devices must not have this

specified. Not specifying this property on any of the sinks is invalid.



Optional properties:
@@ -214,6 +200,19 @@ Optional properties: 
- qcom,inst-id : QMI instance id for remote ETMs.

- qcom,noovrflw-enable : boolean, indicating whether no overflow bit needs to be

			 set in ETM stall control register.

- coresight-cti-cpu : cpu phandle for cpu cti, required when qcom,cti-save is true

- coresight-etm-cpu : specifies phandle for the cpu associated with the ETM device

- qcom,dbgui-addr-offset : indicates the offset of dbgui address registers

- qcom,dbgui-data-offset : indicates the offset of dbgui data registers

- qcom,dbgui-size : indicates the size of dbgui address and data registers



coresight-outports, coresight-child-list and coresight-child-ports lists will

be of the same length and will have a one to one correspondence among the

elements at the same list index.



coresight-default-sink must be specified for one of the sink devices that is

intended to be made the default sink. Other sink devices must not have this

specified. Not specifying this property on any of the sinks is invalid.



Examples: