Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c8966e10 authored by Kenneth Graunke's avatar Kenneth Graunke Committed by Daniel Vetter
Browse files

drm/i915: Add a partial instruction shootdown workaround on Broadwell. 



I believe this will be necessary on production hardware.

Signed-off-by: default avatarKenneth Graunke <kenneth@whitecape.org>
Reviewed-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: default avatarBen Widawsky <ben@bwidawsk.net>
[danvet: Fix whitespace fail spotted by checkpatch. Also add missing
:bdw w/a tag that Ville spotted.]
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 62d5d69b

drivers/gpu/drm/i915/i915_reg.h

+3 −0
Original line number Diff line number Diff line
@@ -5048,6 +5048,9 @@ 
#define   GEN7_SINGLE_SUBSCAN_DISPATCH_ENABLE	(1<<10)

#define   GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE	(1<<3)



#define GEN8_ROW_CHICKEN		0xe4f0

#define   PARTIAL_INSTRUCTION_SHOOTDOWN_DISABLE	(1<<8)



#define GEN7_ROW_CHICKEN2		0xe4f4

#define GEN7_ROW_CHICKEN2_GT2		0xf4f4

#define   DOP_CLOCK_GATING_DISABLE	(1<<0)

drivers/gpu/drm/i915/intel_pm.c

+4 −0
Original line number Diff line number Diff line
@@ -4801,6 +4801,10 @@ static void gen8_init_clock_gating(struct drm_device *dev) 
	/* FIXME(BDW): Check all the w/a, some might only apply to

	 * pre-production hw. */



	/* WaDisablePartialInstShootdown:bdw */

	I915_WRITE(GEN8_ROW_CHICKEN,

		   _MASKED_BIT_ENABLE(PARTIAL_INSTRUCTION_SHOOTDOWN_DISABLE));



	/*

	 * This GEN8_CENTROID_PIXEL_OPT_DIS W/A is only needed for

	 * pre-production hardware