Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c019fd88 authored by Paul Mundt's avatar Paul Mundt
Browse files

rtc: rtc-sh: Split out the CPU defs to asm/cpu/.



With all of the different CPU types this was getting a but unwieldly.
Since sh64 is now integrated, we don't have to worry about multiple
architectures caring about the header definitions.

Split out the defs for each asm/cpu/ to make rtc-sh slightly less
visually offensive.

Signed-off-by: default avatarPaul Mundt <lethal@linux-sh.org>
parent 3ee77029
Loading
Loading
Loading
Loading
+1 −19
Original line number Diff line number Diff line
@@ -26,25 +26,7 @@
#include <asm/rtc.h>

#define DRV_NAME	"sh-rtc"
#define DRV_VERSION	"0.1.5"

#ifdef CONFIG_CPU_SH2A
#define rtc_reg_size		sizeof(u16)
#define RTC_BIT_INVERTED	0
#define RTC_DEF_CAPABILITIES	RTC_CAP_4_DIGIT_YEAR
#elif defined(CONFIG_CPU_SH3)
#define rtc_reg_size		sizeof(u16)
#define RTC_BIT_INVERTED	0	/* No bug on SH7708, SH7709A */
#define RTC_DEF_CAPABILITIES	0UL
#elif defined(CONFIG_CPU_SH4)
#define rtc_reg_size		sizeof(u32)
#define RTC_BIT_INVERTED	0x40	/* bug on SH7750, SH7750S */
#define RTC_DEF_CAPABILITIES	RTC_CAP_4_DIGIT_YEAR
#elif defined(CONFIG_CPU_SH5)
#define rtc_reg_size		sizeof(u32)
#define RTC_BIT_INVERTED	0	/* The SH-5 RTC is surprisingly sane! */
#define RTC_DEF_CAPABILITIES	RTC_CAP_4_DIGIT_YEAR
#endif
#define DRV_VERSION	"0.1.6"

#define RTC_REG(r)	((r) * rtc_reg_size)

+8 −0
Original line number Diff line number Diff line
#ifndef __ASM_SH_CPU_SH2_RTC_H
#define __ASM_SH_CPU_SH2_RTC_H

#define rtc_reg_size		sizeof(u16)
#define RTC_BIT_INVERTED	0
#define RTC_DEF_CAPABILITIES	0UL

#endif /* __ASM_SH_CPU_SH2_RTC_H */
+8 −0
Original line number Diff line number Diff line
#ifndef __ASM_SH_CPU_SH2A_RTC_H
#define __ASM_SH_CPU_SH2A_RTC_H

#define rtc_reg_size		sizeof(u16)
#define RTC_BIT_INVERTED	0
#define RTC_DEF_CAPABILITIES	RTC_CAP_4_DIGIT_YEAR

#endif /* __ASM_SH_CPU_SH2A_RTC_H */
+8 −0
Original line number Diff line number Diff line
#ifndef __ASM_SH_CPU_SH3_RTC_H
#define __ASM_SH_CPU_SH3_RTC_H

#define rtc_reg_size		sizeof(u16)
#define RTC_BIT_INVERTED	0	/* No bug on SH7708, SH7709A */
#define RTC_DEF_CAPABILITIES	0UL

#endif /* __ASM_SH_CPU_SH3_RTC_H */
+8 −0
Original line number Diff line number Diff line
#ifndef __ASM_SH_CPU_SH4_RTC_H
#define __ASM_SH_CPU_SH4_RTC_H

#define rtc_reg_size		sizeof(u32)
#define RTC_BIT_INVERTED	0x40	/* bug on SH7750, SH7750S */
#define RTC_DEF_CAPABILITIES	RTC_CAP_4_DIGIT_YEAR

#endif /* __ASM_SH_CPU_SH4_RTC_H */
Loading