Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit bce1a286 authored by Ralf Baechle's avatar Ralf Baechle
Browse files

[MIPS] R2: Instruction hazard barrier.

parent a682a241
Loading
Loading
Loading
Loading
+15 −0
Original line number Diff line number Diff line
@@ -119,3 +119,18 @@ syscall_exit_work:
	li	a1, 1
	jal	do_syscall_trace
	b	resume_userspace

#if defined(CONFIG_CPU_MIPSR2) || defined(CONFIG_MIPS_MT)

/*
 * MIPS32R2 Instruction Hazard Barrier - must be called
 *
 * For C code use the inline version named instruction_hazard().
 */
LEAF(mips_ihb)
	.set	mips32r2
	jr.hb	ra
	nop
	END(mips_ihb)

#endif /* CONFIG_CPU_MIPSR2 or CONFIG_MIPS_MT */