Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b90e7d40 authored Oct 30, 2016 by Yan He

ARM: dts: msm: add PCIe EP mode PHY init sequence on MDM9x40



Add the PHY init sequence of PCIe Endpoint (EP) mode on MDM9x40.

Change-Id: Ia96dd434765b9703338808ff70fb9461b9c0970b
Signed-off-by: Yan He <yanhe@codeaurora.org>

parent 4cd055c9

arch/arm/boot/dts/qcom/mdm9640.dtsi

+51 −0

Original line number	Diff line number	Diff line
		@@ -339,6 +339,57 @@
		qcom,phy-status-reg = <0x728>;
		qcom,dbi-base-reg = <0x168>;
		qcom,slv-space-reg = <0x16c>;

		qcom,phy-init = <0x604 0x01 0x0 0x1
		0x000 0x1e 0x0 0x1
		0x034 0x11 0x0 0x1
		0x038 0x3f 0x0 0x1
		0x03c 0x00 0x0 0x1
		0x024 0x3f 0x0 0x1
		0x010 0x0f 0x0 0x1
		0x04c 0x90 0x0 0x1
		0x0e8 0x77 0x0 0x1
		0x0f0 0x15 0x0 0x1
		0x268 0x03 0x0 0x1
		0x4a8 0xff 0x0 0x1
		0x4b0 0xff 0x0 0x1
		0x4b4 0x00 0x0 0x1
		0x4f8 0x40 0x0 0x1
		0x500 0x70 0x0 0x1
		0x688 0xc8 0x0 0x1
		0x650 0xa3 0x0 0x1
		0x654 0x1b 0x0 0x1
		0x004 0xe1 0x0 0x1
		0x050 0x07 0x0 0x1
		0x00c 0x3f 0x0 0x1
		0x014 0x46 0x0 0x1
		0x094 0x05 0x0 0x1
		0x09c 0x03 0x0 0x1
		0x0ac 0x99 0x0 0x1
		0x400 0xf5 0x0 0x1
		0x408 0x2c 0x0 0x1
		0x0e0 0x24 0x0 0x1
		0x4ac 0x07 0x0 0x1
		0x4bc 0x1e 0x0 0x1
		0x4f0 0x67 0x0 0x1
		0x4f4 0x80 0x0 0x1
		0x504 0x0c 0x0 0x1
		0x68c 0x80 0x0 0x1
		0x64c 0x4d 0x0 0x1
		0x0e0 0x20 0x0 0x1
		0x034 0x3f 0x0 0x1
		0x038 0x34 0x0 0x1
		0x00c 0x0f 0x0 0x1
		0x400 0xf4 0x0 0x1
		0x4ac 0x1f 0x0 0x1
		0x500 0x90 0x0 0x1
		0x504 0x06 0x0 0x1
		0x114 0x09 0x0 0x1
		0x41c 0x49 0x0 0x1
		0x414 0x09 0x0 0x1
		0x418 0x04 0x0 0x1
		0x600 0x00 0x0 0x1
		0x608 0x03 0x0 0x1>;
		};

		ipa_hw: qcom,ipa@07900000 {