Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b42e1796 authored by Thomas Weber's avatar Thomas Weber Committed by Jiri Kosina
Browse files

Fix typo configue => configure in comments

parent 0b1974de
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -52,7 +52,7 @@ static void __init loongson2e_nec_fixup(struct pci_dev *pdev)
{
	unsigned int val;

	/* Configues port 1, 2, 3, 4 to be validate*/
	/* Configures port 1, 2, 3, 4 to be validate*/
	pci_read_config_dword(pdev, 0xe0, &val);
	pci_write_config_dword(pdev, 0xe0, (val & ~7) | 0x4);

+1 −1
Original line number Diff line number Diff line
@@ -2621,7 +2621,7 @@ static irqreturn_t prism2_interrupt(int irq, void *dev_id)
	iface = netdev_priv(dev);
	local = iface->local;

	/* Detect early interrupt before driver is fully configued */
	/* Detect early interrupt before driver is fully configured */
	spin_lock(&local->irq_init_lock);
	if (!dev->base_addr) {
		if (net_ratelimit()) {
+1 −1
Original line number Diff line number Diff line
@@ -663,7 +663,7 @@ dev_irnet_ioctl(
      if((val == N_SYNC_PPP) || (val == N_PPP))
	{
	  DEBUG(FS_INFO, "Entering PPP discipline.\n");
	  /* PPP channel setup (ap->chan in configued in dev_irnet_open())*/
	  /* PPP channel setup (ap->chan in configured in dev_irnet_open())*/
	  lock_kernel();
	  err = ppp_register_channel(&ap->chan);
	  if(err == 0)
+1 −1
Original line number Diff line number Diff line
@@ -182,7 +182,7 @@ static int neo1973_gta02_voice_hw_params(
	if (ret < 0)
		return ret;

	/* configue and enable PLL for 12.288MHz output */
	/* configure and enable PLL for 12.288MHz output */
	ret = snd_soc_dai_set_pll(codec_dai, WM8753_PLL2, 0,
		iis_clkrate / 4, 12288000);
	if (ret < 0)
+1 −1
Original line number Diff line number Diff line
@@ -201,7 +201,7 @@ static int neo1973_voice_hw_params(struct snd_pcm_substream *substream,
	if (ret < 0)
		return ret;

	/* configue and enable PLL for 12.288MHz output */
	/* configure and enable PLL for 12.288MHz output */
	ret = snd_soc_dai_set_pll(codec_dai, WM8753_PLL2, 0,
		iis_clkrate / 4, 12288000);
	if (ret < 0)