Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b252e546 authored Mar 30, 2015 by Kaixu Xia Committed by Mathieu Poirier May 07, 2015

coresight: remove the unnecessary configuration coresight-default-sink



The coresight-default-sink configuration option has been
removed from the framework. As such remove it from DT and bindings.

Signed-off-by: Kaixu Xia <xiakaixu@huawei.com>
Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
(cherry picked from commit 223437c72ae008094e43199dea93c3a144c4e153)
Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>

Conflicts:
	arch/arm/boot/dts/omap3-beagle-xm.dts
	arch/arm/boot/dts/omap3-beagle.dts

parent edb5ff25

Documentation/devicetree/bindings/arm/coresight.txt

+0 −1

Original line number	Diff line number	Diff line
		@@ -61,7 +61,6 @@ Example:
		compatible = "arm,coresight-etb10", "arm,primecell";
		reg = <0 0x20010000 0 0x1000>;

		coresight-default-sink;
		clocks = <&oscclk6a>;
		clock-names = "apb_pclk";
		port {

arch/arm/boot/dts/hip04.dtsi

+0 −1

Original line number	Diff line number	Diff line
		@@ -275,7 +275,6 @@
		compatible = "arm,coresight-etb10", "arm,primecell";
		reg = <0 0xe3c42000 0 0x1000>;

		coresight-default-sink;
		clocks = <&clk_375m>;
		clock-names = "apb_pclk";
		port {

arch/arm/boot/dts/vexpress-v2p-ca15_a7.dts

+0 −1

Original line number	Diff line number	Diff line
		@@ -362,7 +362,6 @@
		compatible = "arm,coresight-etb10", "arm,primecell";
		reg = <0 0x20010000 0 0x1000>;

		coresight-default-sink;
		clocks = <&oscclk6a>;
		clock-names = "apb_pclk";
		port {