Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b2026aa2 authored by Joerg Roedel's avatar Joerg Roedel Committed by Ingo Molnar
Browse files

x86, AMD IOMMU: add functions for programming IOMMU MMIO space 



This patch adds the functions required to programm the IOMMU with the MMIO
space.

Signed-off-by: default avatarJoerg Roedel <joerg.roedel@amd.com>
Cc: iommu@lists.linux-foundation.org
Cc: bhavna.sarathy@amd.com
Cc: Sebastian.Biemueller@amd.com
Cc: robert.richter@amd.com
Cc: joro@8bytes.org
Signed-off-by: default avatarIngo Molnar <mingo@elte.hu>
parent 6c56747b

arch/x86/kernel/amd_iommu_init.c

+60 −0
Original line number Diff line number Diff line
@@ -117,6 +117,66 @@ static u32 dev_table_size; 
static u32 alias_table_size;

static u32 rlookup_table_size;



static void __init iommu_set_exclusion_range(struct amd_iommu *iommu)

{

	u64 start = iommu->exclusion_start & PAGE_MASK;

	u64 limit = (start + iommu->exclusion_length) & PAGE_MASK;

	u64 entry;



	if (!iommu->exclusion_start)

		return;



	entry = start | MMIO_EXCL_ENABLE_MASK;

	memcpy_toio(iommu->mmio_base + MMIO_EXCL_BASE_OFFSET,

			&entry, sizeof(entry));



	entry = limit;

	memcpy_toio(iommu->mmio_base + MMIO_EXCL_LIMIT_OFFSET,

			&entry, sizeof(entry));

}



static void __init iommu_set_device_table(struct amd_iommu *iommu)

{

	u32 entry;



	BUG_ON(iommu->mmio_base == NULL);



	entry = virt_to_phys(amd_iommu_dev_table);

	entry |= (dev_table_size >> 12) - 1;

	memcpy_toio(iommu->mmio_base + MMIO_DEV_TABLE_OFFSET,

			&entry, sizeof(entry));

}



static void __init iommu_feature_enable(struct amd_iommu *iommu, u8 bit)

{

	u32 ctrl;



	ctrl = readl(iommu->mmio_base + MMIO_CONTROL_OFFSET);

	ctrl |= (1 << bit);

	writel(ctrl, iommu->mmio_base + MMIO_CONTROL_OFFSET);

}



static void __init iommu_feature_disable(struct amd_iommu *iommu, u8 bit)

{

	u32 ctrl;



	ctrl = (u64)readl(iommu->mmio_base + MMIO_CONTROL_OFFSET);

	ctrl &= ~(1 << bit);

	writel(ctrl, iommu->mmio_base + MMIO_CONTROL_OFFSET);

}



void __init iommu_enable(struct amd_iommu *iommu)

{

	u32 ctrl;



	printk(KERN_INFO "AMD IOMMU: Enabling IOMMU at ");

	print_devid(iommu->devid, 0);

	printk(" cap 0x%hx\n", iommu->cap_ptr);



	iommu_feature_enable(iommu, CONTROL_IOMMU_EN);

	ctrl = readl(iommu->mmio_base + MMIO_CONTROL_OFFSET);

}



static u8 * __init iommu_map_mmio_space(u64 address)

{

	u8 *ret;