Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b03e07d6 authored by Deepak Katragadda's avatar Deepak Katragadda
Browse files

ARM: dts: msm: Enable the MMSS clock driver on MSMCOBALT 



Enable support to model the multimedia clocks instead of
using dummy clocks. We are still using dummy clocks on
RUMI until the FSM dependencies can be met.

Change-Id: I1827188e554fab50db531091dde7ff99a366d823
Signed-off-by: default avatarDeepak Katragadda <dkatraga@codeaurora.org>
parent e9bc236c

arch/arm/boot/dts/qcom/msmcobalt-rumi.dtsi

+5 −0
Original line number Diff line number Diff line
@@ -60,6 +60,11 @@ 
	#clock-cells = <1>;

};



&clock_mmss {

	compatible = "qcom,dummycc";

	#clock-cells = <1>;

};



&soc {

	qcom,icnss@18800000 {

	compatible = "qcom,icnss";

arch/arm/boot/dts/qcom/msmcobalt.dtsi

+11 −3
Original line number Diff line number Diff line
@@ -322,7 +322,14 @@ 
	};



	clock_mmss: qcom,mmsscc@c8c0000 {

		compatible = "qcom,dummycc";

		compatible = "qcom,mmsscc-cobalt";

		reg = <0xc8c0000 0x40000>;

		reg-names = "cc_base";

		vdd_dig-supply = <&pmcobalt_s1_level>;

		clock-names = "xo", "gpll0", "gpll0_div";

		clocks = <&clock_gcc clk_cxo_clk_src>,

			 <&clock_gcc clk_gpll0_out_main>,

			 <&clock_gcc clk_gcc_mmss_gpll0_div_clk>;

		#clock-cells = <1>;

	};
@@ -360,8 +367,9 @@ 
		compatible = "qcom,cc-debug-cobalt";

		reg = <0x162000 0x4>;

		reg-names = "cc_base";

		clock-names = "debug_gpu_clk";

		clocks = <&clock_gpu clk_gpucc_gcc_dbg_clk>;

		clock-names = "debug_gpu_clk", "debug_mmss_clk";

		clocks = <&clock_gpu clk_gpucc_gcc_dbg_clk>,

			 <&clock_mmss clk_mmss_debug_mux>;

		#clock-cells = <1>;

	};