Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b03abc8b authored by Yitian Bu's avatar Yitian Bu Committed by Sasha Levin
Browse files

ASoC: dwc: correct irq clear method



[ Upstream commit 4873867e5f2bd90faad861dd94865099fc3140f3 ]

from Designware I2S datasheet, tx/rx XRUN irq is cleared by
reading register TOR/ROR, rather than by writing into them.

Signed-off-by: default avatarYitian Bu <yitian.bu@tangramtek.com>
Signed-off-by: default avatarMark Brown <broonie@kernel.org>
Cc: stable@vger.kernel.org
Signed-off-by: default avatarSasha Levin <sasha.levin@oracle.com>
parent 8df65445
Loading
Loading
Loading
Loading
+2 −2
Original line number Diff line number Diff line
@@ -100,10 +100,10 @@ static inline void i2s_clear_irqs(struct dw_i2s_dev *dev, u32 stream)

	if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
		for (i = 0; i < 4; i++)
			i2s_write_reg(dev->i2s_base, TOR(i), 0);
			i2s_read_reg(dev->i2s_base, TOR(i));
	} else {
		for (i = 0; i < 4; i++)
			i2s_write_reg(dev->i2s_base, ROR(i), 0);
			i2s_read_reg(dev->i2s_base, ROR(i));
	}
}