Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit afe36533 authored by Sujith Manoharan's avatar Sujith Manoharan Committed by John W. Linville
Browse files

ath9k: Add a delay between RTC reset/clear for AR9003



The small delay that is present between a RTC reset/clear
operation is required for the chip to settle and this is
needed for all chips, not just the AR9002 family.

Signed-off-by: default avatarSujith Manoharan <c_manoha@qca.qualcomm.com>
Signed-off-by: default avatarJohn W. Linville <linville@tuxdriver.com>
parent 3533bf6b
Loading
Loading
Loading
Loading
+1 −2
Original line number Diff line number Diff line
@@ -1399,7 +1399,6 @@ static bool ath9k_hw_set_reset_power_on(struct ath_hw *ah)

	REGWRITE_BUFFER_FLUSH(ah);

	if (!AR_SREV_9300_20_OR_LATER(ah))
	udelay(2);

	if (!AR_SREV_9100(ah) && !AR_SREV_9300_20_OR_LATER(ah))