Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ab66f5c8 authored by Yan He's avatar Yan He
Browse files

msm: ep_pcie: add L1ss support 



Enable L1ss support in L1ss capability register.

Change-Id: I51e6e1bbd8073e7bb88c7e041199d862db020ae7
Signed-off-by: default avatarYan He <yanhe@codeaurora.org>
parent a154308a

drivers/platform/msm/ep_pcie/ep_pcie_core.c

+2 −2
Original line number Diff line number Diff line
@@ -536,8 +536,8 @@ static void ep_pcie_core_init(struct ep_pcie_dev_t *dev) 
	ep_pcie_write_reg_field(dev->dm_core, PCIE20_LINK_CAPABILITIES,

		PCIE20_MASK_L0S_EXIT_LATENCY, 0x6);



	/* L1ss is not supported */

	ep_pcie_write_mask(dev->dm_core + PCIE20_L1SUB_CAPABILITY, 0x1f, 0);

	/* L1ss is supported */

	ep_pcie_write_mask(dev->dm_core + PCIE20_L1SUB_CAPABILITY, 0, 0x1f);



	/* Enable Clock Power Management */

	ep_pcie_write_reg_field(dev->dm_core, PCIE20_LINK_CAPABILITIES,