Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a32b2ffb authored by Ben Skeggs's avatar Ben Skeggs
Browse files

drm/nvc0-/gr: generate cs register lists from grctx data 



Signed-off-by: default avatarBen Skeggs <bskeggs@redhat.com>
parent 70f824ac

drivers/gpu/drm/nouveau/core/engine/graph/fuc/gpc.fuc

+15 −37
Original line number Diff line number Diff line
@@ -29,23 +29,26 @@ 
 */



#ifdef INCLUDE_DATA

gpc_mmio_list_head:	.b32 #mmio_list_base

gpc_mmio_list_tail:

tpc_mmio_list_head:	.b32 #mmio_list_base

tpc_mmio_list_tail:

unk_mmio_list_head:	.b32 #mmio_list_base

unk_mmio_list_tail:	.b32 #mmio_list_base



gpc_id:			.b32 0

gpc_mmio_list_head:	.b32 0

gpc_mmio_list_tail:	.b32 0



tpc_count:		.b32 0

tpc_mask:		.b32 0

tpc_mmio_list_head:	.b32 0

tpc_mmio_list_tail:	.b32 0



#ifdef NVGK

unk_count:		.b32 1

unk_mask:		.b32 1

unk_mmio_list_head:	.b32 #nve4_unk_mmio_head

unk_mmio_list_tail:	.b32 #nve4_unk_mmio_tail

#endif



cmd_queue:		queue_init



mmio_list_base:

#endif



#ifdef INCLUDE_CODE
@@ -68,7 +71,6 @@ error: 
// fall through to main loop after completion.

//

// Input:

//   CC_SCRATCH[0]: chipset (PMC_BOOT_0 read returns 0x0bad0bad... sigh)

//   CC_SCRATCH[1]: context base

//

// Output:
@@ -113,23 +115,7 @@ init: 
	iord $r2 I[$r1 + 0x000]		// MYINDEX

	st b32 D[$r0 + #gpc_id] $r2



	// find context data for this chipset

	mov $r2 0x800

	shl b32 $r2 6

	iord $r2 I[$r2 + 0x000]		// CC_SCRATCH[0]

	mov $r1 #chipsets - 12

	init_find_chipset:

		add b32 $r1 12

		ld b32 $r3 D[$r1 + 0x00]

		cmpu b32 $r3 $r2

		bra e #init_context

		cmpu b32 $r3 0

		bra ne #init_find_chipset

		// unknown chipset

		ret



	// initialise context base, and size tracking

	init_context:

	mov $r2 0x800

	shl b32 $r2 6

	iord $r2 I[$r2 + 0x100]	// CC_SCRATCH[1], initial base
@@ -143,24 +129,16 @@ init: 
	iowr I[$r4 + 0x000] $r5		// MMCTX_SAVE_SWBASE

	iowr I[$r4 + 0x100] $r5		// MMCTX_LOAD_SWBASE



	// calculate GPC mmio context size, store the chipset-specific

	// mmio list pointers somewhere we can get at them later without

	// re-parsing the chipset list

	clear b32 $r14

	clear b32 $r15

	ld b16 $r14 D[$r1 + 4]

	ld b16 $r15 D[$r1 + 6]

	st b16 D[$r0 + #gpc_mmio_list_head] $r14

	st b16 D[$r0 + #gpc_mmio_list_tail] $r15

	// calculate GPC mmio context size

	ld b32 $r14 D[$r0 + #gpc_mmio_list_head]

	ld b32 $r15 D[$r0 + #gpc_mmio_list_tail]

	call #mmctx_size

	add b32 $r2 $r15

	add b32 $r3 $r15



	// calculate per-TPC mmio context size, store the list pointers

	ld b16 $r14 D[$r1 + 8]

	ld b16 $r15 D[$r1 + 10]

	st b16 D[$r0 + #tpc_mmio_list_head] $r14

	st b16 D[$r0 + #tpc_mmio_list_tail] $r15

	// calculate per-TPC mmio context size

	ld b32 $r14 D[$r0 + #tpc_mmio_list_head]

	ld b32 $r15 D[$r0 + #tpc_mmio_list_tail]

	call #mmctx_size

	ld b32 $r14 D[$r0 + #tpc_count]

	mulu $r14 $r15

drivers/gpu/drm/nouveau/core/engine/graph/fuc/gpcnvc0.fuc

+0 −114
Original line number Diff line number Diff line
@@ -29,120 +29,6 @@ 
#define INCLUDE_DATA

#include "com.fuc"

#include "gpc.fuc"



chipsets:

.b8  0xc0 0 0 0

.b16 #nvc0_gpc_mmio_head

.b16 #nvc0_gpc_mmio_tail

.b16 #nvc0_tpc_mmio_head

.b16 #nvc0_tpc_mmio_tail

.b8  0xc1 0 0 0

.b16 #nvc0_gpc_mmio_head

.b16 #nvc1_gpc_mmio_tail

.b16 #nvc0_tpc_mmio_head

.b16 #nvc1_tpc_mmio_tail

.b8  0xc3 0 0 0

.b16 #nvc0_gpc_mmio_head

.b16 #nvc0_gpc_mmio_tail

.b16 #nvc0_tpc_mmio_head

.b16 #nvc3_tpc_mmio_tail

.b8  0xc4 0 0 0

.b16 #nvc0_gpc_mmio_head

.b16 #nvc0_gpc_mmio_tail

.b16 #nvc0_tpc_mmio_head

.b16 #nvc3_tpc_mmio_tail

.b8  0xc8 0 0 0

.b16 #nvc0_gpc_mmio_head

.b16 #nvc0_gpc_mmio_tail

.b16 #nvc0_tpc_mmio_head

.b16 #nvc0_tpc_mmio_tail

.b8  0xce 0 0 0

.b16 #nvc0_gpc_mmio_head

.b16 #nvc0_gpc_mmio_tail

.b16 #nvc0_tpc_mmio_head

.b16 #nvc3_tpc_mmio_tail

.b8  0xcf 0 0 0

.b16 #nvc0_gpc_mmio_head

.b16 #nvc0_gpc_mmio_tail

.b16 #nvc0_tpc_mmio_head

.b16 #nvc3_tpc_mmio_tail

.b8  0xd9 0 0 0

.b16 #nvd9_gpc_mmio_head

.b16 #nvc1_gpc_mmio_tail

.b16 #nvc0_tpc_mmio_head

.b16 #nvd9_tpc_mmio_tail

.b8  0xd7 0 0 0

.b16 #nvd9_gpc_mmio_head

.b16 #nvc1_gpc_mmio_tail

.b16 #nvc0_tpc_mmio_head

.b16 #nvd9_tpc_mmio_tail

.b8  0 0 0 0



// GPC mmio lists

nvc0_gpc_mmio_head:

mmctx_data(0x000408, 1)

nvd9_gpc_mmio_head:

mmctx_data(0x000380, 1)

mmctx_data(0x000400, 2);

mmctx_data(0x00040c, 3);

mmctx_data(0x000450, 9)

mmctx_data(0x000600, 1)

mmctx_data(0x000684, 1)

mmctx_data(0x000700, 5)

mmctx_data(0x000800, 1)

mmctx_data(0x000808, 3)

mmctx_data(0x000828, 1)

mmctx_data(0x000830, 1)

mmctx_data(0x0008d8, 1)

mmctx_data(0x0008e0, 1)

mmctx_data(0x0008e8, 6)

mmctx_data(0x00091c, 1)

mmctx_data(0x000924, 3)

mmctx_data(0x000b00, 1)

mmctx_data(0x000b08, 6)

mmctx_data(0x000bb8, 1)

mmctx_data(0x000c08, 1)

mmctx_data(0x000c10, 8)

mmctx_data(0x000c80, 1)

mmctx_data(0x000c8c, 1)

mmctx_data(0x001000, 3)

mmctx_data(0x001014, 1)

nvc0_gpc_mmio_tail:

mmctx_data(0x000c6c, 1);

nvc1_gpc_mmio_tail:



// TPC mmio lists

nvc0_tpc_mmio_head:

mmctx_data(0x000018, 1)

mmctx_data(0x00003c, 1)

mmctx_data(0x000048, 1)

mmctx_data(0x000064, 1)

mmctx_data(0x000088, 1)

mmctx_data(0x000200, 6)

mmctx_data(0x000300, 6)

mmctx_data(0x0003d0, 1)

mmctx_data(0x0003e0, 2)

mmctx_data(0x000400, 3)

mmctx_data(0x000420, 1)

mmctx_data(0x0004b0, 1)

mmctx_data(0x0004e8, 1)

mmctx_data(0x0004f4, 1)

mmctx_data(0x000520, 2)

mmctx_data(0x000604, 4)

mmctx_data(0x000644, 20)

mmctx_data(0x000698, 1)

mmctx_data(0x000750, 2)

nvc0_tpc_mmio_tail:

mmctx_data(0x00021c, 2)

mmctx_data(0x0002c4, 1)

mmctx_data(0x000730, 8)

mmctx_data(0x000758, 1)

nvc3_tpc_mmio_tail:

mmctx_data(0x000544, 1)

nvc1_tpc_mmio_tail:

mmctx_data(0x000424, 2);

mmctx_data(0x0006e0, 1);

nvd9_tpc_mmio_tail:

#undef INCLUDE_DATA



.section #nvc0_grgpc_code

drivers/gpu/drm/nouveau/core/engine/graph/fuc/gpcnvc0.fuc.h

+157 −247
Original line number Diff line number Diff line 
uint32_t nvc0_grgpc_data[] = {

/* 0x0000: gpc_id */

	0x00000000,

/* 0x0004: gpc_mmio_list_head */

	0x00000000,

/* 0x0008: gpc_mmio_list_tail */

	0x00000000,

/* 0x000c: tpc_count */

	0x00000000,

/* 0x0010: tpc_mask */

/* 0x0000: gpc_mmio_list_head */

	0x00000064,

/* 0x0004: gpc_mmio_list_tail */

/* 0x0004: tpc_mmio_list_head */

	0x00000064,

/* 0x0008: tpc_mmio_list_tail */

/* 0x0008: unk_mmio_list_head */

	0x00000064,

/* 0x000c: unk_mmio_list_tail */

	0x00000064,

/* 0x0010: gpc_id */

	0x00000000,

/* 0x0014: tpc_mmio_list_head */

/* 0x0014: tpc_count */

	0x00000000,

/* 0x0018: tpc_mmio_list_tail */

/* 0x0018: tpc_mask */

	0x00000000,

/* 0x001c: cmd_queue */

	0x00000000,
@@ -32,96 +34,6 @@ uint32_t nvc0_grgpc_data[] = { 
	0x00000000,

	0x00000000,

	0x00000000,

/* 0x0064: chipsets */

	0x000000c0,

	0x013c00d4,

	0x018c0140,

	0x000000c1,

	0x014000d4,

	0x01a00140,

	0x000000c3,

	0x013c00d4,

	0x019c0140,

	0x000000c4,

	0x013c00d4,

	0x019c0140,

	0x000000c8,

	0x013c00d4,

	0x018c0140,

	0x000000ce,

	0x013c00d4,

	0x019c0140,

	0x000000cf,

	0x013c00d4,

	0x019c0140,

	0x000000d9,

	0x014000d8,

	0x01a80140,

	0x000000d7,

	0x014000d8,

	0x01a80140,

	0x00000000,

/* 0x00d4: nvc0_gpc_mmio_head */

	0x00000408,

/* 0x00d8: nvd9_gpc_mmio_head */

	0x00000380,

	0x04000400,

	0x0800040c,

	0x20000450,

	0x00000600,

	0x00000684,

	0x10000700,

	0x00000800,

	0x08000808,

	0x00000828,

	0x00000830,

	0x000008d8,

	0x000008e0,

	0x140008e8,

	0x0000091c,

	0x08000924,

	0x00000b00,

	0x14000b08,

	0x00000bb8,

	0x00000c08,

	0x1c000c10,

	0x00000c80,

	0x00000c8c,

	0x08001000,

	0x00001014,

/* 0x013c: nvc0_gpc_mmio_tail */

	0x00000c6c,

/* 0x0140: nvc1_gpc_mmio_tail */

/* 0x0140: nvc0_tpc_mmio_head */

	0x00000018,

	0x0000003c,

	0x00000048,

	0x00000064,

	0x00000088,

	0x14000200,

	0x14000300,

	0x000003d0,

	0x040003e0,

	0x08000400,

	0x00000420,

	0x000004b0,

	0x000004e8,

	0x000004f4,

	0x04000520,

	0x0c000604,

	0x4c000644,

	0x00000698,

	0x04000750,

/* 0x018c: nvc0_tpc_mmio_tail */

	0x0400021c,

	0x000002c4,

	0x1c000730,

	0x00000758,

/* 0x019c: nvc3_tpc_mmio_tail */

	0x00000544,

/* 0x01a0: nvc1_tpc_mmio_tail */

	0x04000424,

	0x000006e0,

};



uint32_t nvc0_grgpc_code[] = {
@@ -355,7 +267,7 @@ uint32_t nvc0_grgpc_code[] = { 
	0xf10004fe,

	0xf0120017,

	0x12d00227,

	0x3e17f100,

	0x0d17f100,

	0x0010fe04,

	0x040017f1,

	0xf0c010d0,
@@ -367,154 +279,152 @@ uint32_t nvc0_grgpc_code[] = { 
	0x1f24f001,

	0xb60432bb,

	0x02800132,

	0x04038003,

	0x06038005,

	0x040010b7,

	0x800012cf,

	0x27f10002,

	0x27f10402,

	0x24b60800,

	0x0022cf06,

/* 0x035f: init_find_chipset */

	0xb65817f0,

	0x13980c10,

	0x0432b800,

	0xb00b0bf4,

	0x1bf40034,

/* 0x0373: init_context */

	0xf100f8f1,

	0xb6080027,

	0x22cf0624,

	0xf134bd40,

	0xb6070047,

	0x25950644,

	0x0045d008,

	0xbd4045d0,

	0x58f4bde4,

	0x1f58021e,

	0x020e4003,

	0xf5040f40,

	0xbb013d21,

	0x3fbb002f,

	0x041e5800,

	0x40051f58,

	0x0f400a0e,

	0x3d21f50c,

	0x030e9801,

	0xbb00effd,

	0x3ebb002e,

	0x0040b700,

	0x0235b613,

	0xb60043d0,

	0x35b60825,

	0x0120b606,

	0xb60130b6,

	0x34b60824,

	0x022fb908,

	0x026321f5,

	0xf1003fbb,

	0xb6080017,

	0x13d00614,

	0x0010b740,

	0xf024bd08,

	0x12d01f29,

/* 0x0401: main */

	0x0031f400,

	0xf00028f4,

	0x21f41cd7,

	0xf401f439,

	0xf404e4b0,

	0x81fe1e18,

	0x0627f001,

	0x12fd20bd,

	0x01e4b604,

	0xfe051efd,

	0x21f50018,

	0x0ef404c3,

/* 0x0431: main_not_ctx_xfer */

	0x10ef94d3,

	0xf501f5f0,

	0xf402ec21,

/* 0x043e: ih */

	0x80f9c60e,

	0xf90188fe,

	0xf990f980,

	0xf9b0f9a0,

	0xf9e0f9d0,

	0x800acff0,

	0xf404abc4,

	0xb7f11d0b,

	0xd7f01900,

	0x40becf1c,

	0xf400bfcf,

	0xb0b70421,

	0xe7f00400,

	0x00bed001,

/* 0x0474: ih_no_fifo */

	0xfc400ad0,

	0xfce0fcf0,

	0xfcb0fcd0,

	0xfc90fca0,

	0x0088fe80,

	0x32f480fc,

/* 0x048f: hub_barrier_done */

	0xf001f800,

	0x0e9801f7,

	0x04febb00,

	0x9418e7f1,

	0xf440e3f0,

	0x00f88d21,

/* 0x04a4: ctx_redswitch */

	0x0614e7f1,

	0xf006e4b6,

	0xefd020f7,

	0x08f7f000,

/* 0x04b4: ctx_redswitch_delay */

	0xf401f2b6,

	0xf7f1fd1b,

	0xefd00a20,

/* 0x04c3: ctx_xfer */

	0xf100f800,

	0xb60a0417,

	0x1fd00614,

	0x0711f400,

	0x04a421f5,

/* 0x04d4: ctx_xfer_not_load */

	0x4afc17f1,

	0xf00213f0,

	0x12d00c27,

	0x0721f500,

	0xfc27f102,

	0x0223f047,

	0xf00020d0,

	0x20b6012c,

	0x0012d003,

	0xf001acf0,

	0xb7f002a5,

	0x50b3f000,

	0xb6000c98,

	0xbcbb0fc4,

	0x010c9800,

	0xf0020d98,

	0x21f500e7,

	0xacf0015c,

	0x00b7f101,

	0x50b3f040,

	0xb6000c98,

	0xbcbb0fc4,

	0x050c9800,

	0x98060d98,

	0xe7f1040f,

	0x21f50800,

	0x21f5015c,

	0x01f40207,

	0x1412f406,

/* 0x0548: ctx_xfer_post */

	0x4afc17f1,

	0xf00213f0,

	0x12d00d27,

	0x0721f500,

/* 0x0559: ctx_xfer_done */

	0x8f21f502,

	0x0000f804,

	0x4022cf06,

	0x47f134bd,

	0x44b60700,

	0x08259506,

	0xd00045d0,

	0x0e984045,

	0x010f9800,

	0x013d21f5,

	0xbb002fbb,

	0x0e98003f,

	0x020f9801,

	0x013d21f5,

	0xfd050e98,

	0x2ebb00ef,

	0x003ebb00,

	0x130040b7,

	0xd00235b6,

	0x25b60043,

	0x0635b608,

	0xb60120b6,

	0x24b60130,

	0x0834b608,

	0xf5022fb9,

	0xbb026321,

	0x17f1003f,

	0x14b60800,

	0x4013d006,

	0x080010b7,

	0x29f024bd,

	0x0012d01f,

/* 0x03d0: main */

	0xf40031f4,

	0xd7f00028,

	0x3921f41c,

	0xb0f401f4,

	0x18f404e4,

	0x0181fe1e,

	0xbd0627f0,

	0x0412fd20,

	0xfd01e4b6,

	0x18fe051e,

	0x9221f500,

	0xd30ef404,

/* 0x0400: main_not_ctx_xfer */

	0xf010ef94,

	0x21f501f5,

	0x0ef402ec,

/* 0x040d: ih */

	0xfe80f9c6,

	0x80f90188,

	0xa0f990f9,

	0xd0f9b0f9,

	0xf0f9e0f9,

	0xc4800acf,

	0x0bf404ab,

	0x00b7f11d,

	0x1cd7f019,

	0xcf40becf,

	0x21f400bf,

	0x00b0b704,

	0x01e7f004,

/* 0x0443: ih_no_fifo */

	0xd000bed0,

	0xf0fc400a,

	0xd0fce0fc,

	0xa0fcb0fc,

	0x80fc90fc,

	0xfc0088fe,

	0x0032f480,

/* 0x045e: hub_barrier_done */

	0xf7f001f8,

	0x040e9801,

	0xf104febb,

	0xf09418e7,

	0x21f440e3,

/* 0x0473: ctx_redswitch */

	0xf100f88d,

	0xb60614e7,

	0xf7f006e4,

	0x00efd020,

/* 0x0483: ctx_redswitch_delay */

	0xb608f7f0,

	0x1bf401f2,

	0x20f7f1fd,

	0x00efd00a,

/* 0x0492: ctx_xfer */

	0x17f100f8,

	0x14b60a04,

	0x001fd006,

	0xf50711f4,

/* 0x04a3: ctx_xfer_not_load */

	0xf1047321,

	0xf04afc17,

	0x27f00213,

	0x0012d00c,

	0x020721f5,

	0x47fc27f1,

	0xd00223f0,

	0x2cf00020,

	0x0320b601,

	0xf00012d0,

	0xa5f001ac,

	0x00b7f002,

	0x9850b3f0,

	0xc4b6040c,

	0x00bcbb0f,

	0x98000c98,

	0xe7f0010d,

	0x5c21f500,

	0x01acf001,

	0x4000b7f1,

	0x9850b3f0,

	0xc4b6040c,

	0x00bcbb0f,

	0x98010c98,

	0x0f98020d,

	0x00e7f106,

	0x5c21f508,

	0x0721f501,

	0x0601f402,

/* 0x0517: ctx_xfer_post */

	0xf11412f4,

	0xf04afc17,

	0x27f00213,

	0x0012d00d,

	0x020721f5,

/* 0x0528: ctx_xfer_done */

	0x045e21f5,

	0x000000f8,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

drivers/gpu/drm/nouveau/core/engine/graph/fuc/gpcnve0.fuc

+0 −141
Original line number Diff line number Diff line
@@ -29,147 +29,6 @@ 
#define INCLUDE_DATA

#include "com.fuc"

#include "gpc.fuc"



chipsets:

.b8  0xe4 0 0 0

.b16 #nve4_gpc_mmio_head

.b16 #nve4_gpc_mmio_tail

.b16 #nve4_tpc_mmio_head

.b16 #nve4_tpc_mmio_tail

.b8  0xe7 0 0 0

.b16 #nve4_gpc_mmio_head

.b16 #nve4_gpc_mmio_tail

.b16 #nve4_tpc_mmio_head

.b16 #nve4_tpc_mmio_tail

.b8  0xe6 0 0 0

.b16 #nve4_gpc_mmio_head

.b16 #nve4_gpc_mmio_tail

.b16 #nve4_tpc_mmio_head

.b16 #nve4_tpc_mmio_tail

.b8  0xf0 0 0 0

.b16 #nvf0_gpc_mmio_head

.b16 #nvf0_gpc_mmio_tail

.b16 #nvf0_tpc_mmio_head

.b16 #nvf0_tpc_mmio_tail

.b8  0 0 0 0



// GPC mmio lists

nve4_gpc_mmio_head:

mmctx_data(0x000380, 1)

mmctx_data(0x000400, 2)

mmctx_data(0x00040c, 3)

mmctx_data(0x000450, 9)

mmctx_data(0x000600, 1)

mmctx_data(0x000684, 1)

mmctx_data(0x000700, 5)

mmctx_data(0x000800, 1)

mmctx_data(0x000808, 3)

mmctx_data(0x000828, 1)

mmctx_data(0x000830, 1)

mmctx_data(0x0008d8, 1)

mmctx_data(0x0008e0, 1)

mmctx_data(0x0008e8, 6)

mmctx_data(0x00091c, 1)

mmctx_data(0x000924, 3)

mmctx_data(0x000b00, 1)

mmctx_data(0x000b08, 6)

mmctx_data(0x000bb8, 1)

mmctx_data(0x000c08, 1)

mmctx_data(0x000c10, 8)

mmctx_data(0x000c40, 1)

mmctx_data(0x000c6c, 1)

mmctx_data(0x000c80, 1)

mmctx_data(0x000c8c, 1)

mmctx_data(0x001000, 3)

mmctx_data(0x001014, 1)

nve4_gpc_mmio_tail:



nvf0_gpc_mmio_head:

mmctx_data(0x000380, 1)

mmctx_data(0x000400, 2)

mmctx_data(0x00040c, 3)

mmctx_data(0x000450, 9)

mmctx_data(0x000600, 1)

mmctx_data(0x000684, 1)

mmctx_data(0x000700, 5)

mmctx_data(0x000800, 1)

mmctx_data(0x000808, 3)

mmctx_data(0x000828, 1)

mmctx_data(0x000830, 1)

mmctx_data(0x0008d8, 1)

mmctx_data(0x0008e0, 1)

mmctx_data(0x0008e8, 6)

mmctx_data(0x00091c, 1)

mmctx_data(0x000924, 3)

mmctx_data(0x000b00, 1)

mmctx_data(0x000b08, 6)

mmctx_data(0x000bb8, 1)

mmctx_data(0x000c08, 1)

mmctx_data(0x000c10, 8)

mmctx_data(0x000c40, 1)

mmctx_data(0x000c6c, 1)

mmctx_data(0x000c80, 1)

mmctx_data(0x000c8c, 1)

mmctx_data(0x000d24, 1)

mmctx_data(0x001000, 3)

mmctx_data(0x001014, 1)

nvf0_gpc_mmio_tail:



// TPC mmio lists

nve4_tpc_mmio_head:

mmctx_data(0x000048, 1)

mmctx_data(0x000064, 1)

mmctx_data(0x000088, 1)

mmctx_data(0x000200, 6)

mmctx_data(0x00021c, 2)

mmctx_data(0x000230, 1)

mmctx_data(0x0002c4, 1)

mmctx_data(0x000400, 3)

mmctx_data(0x000420, 3)

mmctx_data(0x0004e8, 1)

mmctx_data(0x0004f4, 1)

mmctx_data(0x000604, 4)

mmctx_data(0x000644, 22)

mmctx_data(0x0006ac, 2)

mmctx_data(0x0006c8, 1)

mmctx_data(0x000730, 8)

mmctx_data(0x000758, 1)

mmctx_data(0x000770, 1)

mmctx_data(0x000778, 2)

nve4_tpc_mmio_tail:



nvf0_tpc_mmio_head:

mmctx_data(0x000048, 1)

mmctx_data(0x000064, 1)

mmctx_data(0x000088, 1)

mmctx_data(0x000200, 6)

mmctx_data(0x00021c, 2)

mmctx_data(0x000230, 1)

mmctx_data(0x0002c4, 1)

mmctx_data(0x000400, 3)

mmctx_data(0x000420, 3)

mmctx_data(0x0004e8, 1)

mmctx_data(0x0004f4, 1)

mmctx_data(0x000604, 4)

mmctx_data(0x000644, 22)

mmctx_data(0x0006ac, 2)

mmctx_data(0x0006b8, 1)

mmctx_data(0x0006c8, 1)

mmctx_data(0x000730, 8)

mmctx_data(0x000758, 1)

mmctx_data(0x000770, 1)

mmctx_data(0x000778, 2)

nvf0_tpc_mmio_tail:



// UNK mmio lists

nve4_unk_mmio_head:

mmctx_data(0x000024, 1)

mmctx_data(0x0000c0, 2)

mmctx_data(0x0000e4, 1)

mmctx_data(0x000100, 6)

mmctx_data(0x0001d0, 1)

mmctx_data(0x0001e0, 2)

nve4_unk_mmio_tail:

#undef INCLUDE_DATA



.section #nve0_grgpc_code

drivers/gpu/drm/nouveau/core/engine/graph/fuc/gpcnve0.fuc.h

+189 −316
Original line number Diff line number Diff line 
uint32_t nve0_grgpc_data[] = {

/* 0x0000: gpc_id */

/* 0x0000: gpc_mmio_list_head */

	0x0000006c,

/* 0x0004: gpc_mmio_list_tail */

/* 0x0004: tpc_mmio_list_head */

	0x0000006c,

/* 0x0008: tpc_mmio_list_tail */

/* 0x0008: unk_mmio_list_head */

	0x0000006c,

/* 0x000c: unk_mmio_list_tail */

	0x0000006c,

/* 0x0010: gpc_id */

	0x00000000,

/* 0x0014: tpc_count */

	0x00000000,

/* 0x0018: tpc_mask */

	0x00000000,

/* 0x001c: unk_count */

	0x00000001,

/* 0x0020: unk_mask */

	0x00000001,

/* 0x0024: cmd_queue */

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

/* 0x0004: gpc_mmio_list_head */

	0x00000000,

/* 0x0008: gpc_mmio_list_tail */

	0x00000000,

/* 0x000c: tpc_count */

	0x00000000,

/* 0x0010: tpc_mask */

	0x00000000,

/* 0x0014: tpc_mmio_list_head */

	0x00000000,

/* 0x0018: tpc_mmio_list_tail */

	0x00000000,

/* 0x001c: unk_count */

	0x00000001,

/* 0x0020: unk_mask */

	0x00000001,

/* 0x0024: unk_mmio_list_head */

	0x00000220,

/* 0x0028: unk_mmio_list_tail */

	0x00000238,

/* 0x002c: cmd_queue */

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

/* 0x0074: chipsets */

	0x000000e4,

	0x011400a8,

	0x01d00184,

	0x000000e7,

	0x011400a8,

	0x01d00184,

	0x000000e6,

	0x011400a8,

	0x01d00184,

	0x000000f0,

	0x01840114,

	0x022001d0,

	0x00000000,

/* 0x00a8: nve4_gpc_mmio_head */

	0x00000380,

	0x04000400,

	0x0800040c,

	0x20000450,

	0x00000600,

	0x00000684,

	0x10000700,

	0x00000800,

	0x08000808,

	0x00000828,

	0x00000830,

	0x000008d8,

	0x000008e0,

	0x140008e8,

	0x0000091c,

	0x08000924,

	0x00000b00,

	0x14000b08,

	0x00000bb8,

	0x00000c08,

	0x1c000c10,

	0x00000c40,

	0x00000c6c,

	0x00000c80,

	0x00000c8c,

	0x08001000,

	0x00001014,

/* 0x0114: nve4_gpc_mmio_tail */

/* 0x0114: nvf0_gpc_mmio_head */

	0x00000380,

	0x04000400,

	0x0800040c,

	0x20000450,

	0x00000600,

	0x00000684,

	0x10000700,

	0x00000800,

	0x08000808,

	0x00000828,

	0x00000830,

	0x000008d8,

	0x000008e0,

	0x140008e8,

	0x0000091c,

	0x08000924,

	0x00000b00,

	0x14000b08,

	0x00000bb8,

	0x00000c08,

	0x1c000c10,

	0x00000c40,

	0x00000c6c,

	0x00000c80,

	0x00000c8c,

	0x00000d24,

	0x08001000,

	0x00001014,

/* 0x0184: nvf0_gpc_mmio_tail */

/* 0x0184: nve4_tpc_mmio_head */

	0x00000048,

	0x00000064,

	0x00000088,

	0x14000200,

	0x0400021c,

	0x00000230,

	0x000002c4,

	0x08000400,

	0x08000420,

	0x000004e8,

	0x000004f4,

	0x0c000604,

	0x54000644,

	0x040006ac,

	0x000006c8,

	0x1c000730,

	0x00000758,

	0x00000770,

	0x04000778,

/* 0x01d0: nve4_tpc_mmio_tail */

/* 0x01d0: nvf0_tpc_mmio_head */

	0x00000048,

	0x00000064,

	0x00000088,

	0x14000200,

	0x0400021c,

	0x00000230,

	0x000002c4,

	0x08000400,

	0x08000420,

	0x000004e8,

	0x000004f4,

	0x0c000604,

	0x54000644,

	0x040006ac,

	0x000006b8,

	0x000006c8,

	0x1c000730,

	0x00000758,

	0x00000770,

	0x04000778,

/* 0x0220: nvf0_tpc_mmio_tail */

/* 0x0220: nve4_unk_mmio_head */

	0x00000024,

	0x040000c0,

	0x000000e4,

	0x14000100,

	0x000001d0,

	0x040001e0,

};



uint32_t nve0_grgpc_code[] = {
@@ -396,7 +271,7 @@ uint32_t nve0_grgpc_code[] = { 
	0xf10004fe,

	0xf0120017,

	0x12d00227,

	0x5417f100,

	0x2317f100,

	0x0010fe04,

	0x040017f1,

	0xf0c010d0,
@@ -408,169 +283,167 @@ uint32_t nve0_grgpc_code[] = { 
	0x1f24f001,

	0xb60432bb,

	0x02800132,

	0x04038003,

	0x06038005,

	0x040010b7,

	0x800012cf,

	0x27f10002,

	0x27f10402,

	0x24b60800,

	0x0022cf06,

/* 0x035f: init_find_chipset */

	0xb66817f0,

	0x13980c10,

	0x0432b800,

	0xb00b0bf4,

	0x1bf40034,

/* 0x0373: init_context */

	0xf100f8f1,

	0xb6080027,

	0x22cf0624,

	0xf134bd40,

	0xb6070047,

	0x25950644,

	0x0045d008,

	0xbd4045d0,

	0x58f4bde4,

	0x1f58021e,

	0x020e4003,

	0xf5040f40,

	0xbb013d21,

	0x3fbb002f,

	0x041e5800,

	0x40051f58,

	0x0f400a0e,

	0x3d21f50c,

	0x030e9801,

	0xbb00effd,

	0x3ebb002e,

	0x090e9800,

	0xf50a0f98,

	0x98013d21,

	0xeffd070e,

	0x002ebb00,

	0xb7003ebb,

	0xb6130040,

	0x43d00235,

	0x0825b600,

	0xb60635b6,

	0x30b60120,

	0x0824b601,

	0xb90834b6,

	0x21f5022f,

	0x3fbb0263,

	0x0017f100,

	0x0614b608,

	0xb74013d0,

	0xbd080010,

	0x1f29f024,

/* 0x0417: main */

	0xf40012d0,

	0x28f40031,

	0x2cd7f000,

	0xf43921f4,

	0xe4b0f401,

	0x1e18f404,

	0xf00181fe,

	0x20bd0627,

	0xb60412fd,

	0x1efd01e4,

	0x0018fe05,

	0x04d921f5,

/* 0x0447: main_not_ctx_xfer */

	0x94d30ef4,

	0xf5f010ef,

	0xec21f501,

	0xc60ef402,

/* 0x0454: ih */

	0x88fe80f9,

	0xf980f901,

	0xf9a0f990,

	0xf9d0f9b0,

	0xcff0f9e0,

	0xabc4800a,

	0x1d0bf404,

	0x1900b7f1,

	0xcf2cd7f0,

	0xbfcf40be,

	0x0421f400,

	0x0400b0b7,

	0xd001e7f0,

/* 0x048a: ih_no_fifo */

	0x0ad000be,

	0xfcf0fc40,

	0xfcd0fce0,

	0xfca0fcb0,

	0xfe80fc90,

	0x80fc0088,

	0xf80032f4,

/* 0x04a5: hub_barrier_done */

	0x01f7f001,

	0xbb000e98,

	0xe7f104fe,

	0xe3f09418,

	0x8d21f440,

/* 0x04ba: ctx_redswitch */

	0xe7f100f8,

	0xe4b60614,

	0x20f7f006,

	0xf000efd0,

/* 0x04ca: ctx_redswitch_delay */

	0xf2b608f7,

	0xfd1bf401,

	0x0a20f7f1,

	0xf800efd0,

/* 0x04d9: ctx_xfer */

	0x0417f100,

	0x0614b60a,

	0xf4001fd0,

	0x21f50711,

/* 0x04ea: ctx_xfer_not_load */

	0x17f104ba,

	0x13f04afc,

	0x0c27f002,

	0xf50012d0,

	0xf1020721,

	0xf047fc27,

	0x20d00223,

	0x012cf000,

	0xd00320b6,

	0xacf00012,

	0x02a5f001,

	0xf000b7f0,

	0x0c9850b3,

	0x0fc4b600,

	0x9800bcbb,

	0x0d98010c,

	0x00e7f002,

	0x015c21f5,

	0xf101acf0,

	0xf04000b7,

	0x0c9850b3,

	0x0fc4b600,

	0x9800bcbb,

	0x0d98050c,

	0x040f9806,

	0x0800e7f1,

	0x015c21f5,

	0xf001acf0,

	0xb7f104a5,

	0xb3f03000,

	0x000c9850,

	0xbb0fc4b6,

	0x0c9800bc,

	0x0a0d9809,

	0xf1080f98,

	0xf50200e7,

	0xf5015c21,

	0xf4020721,

	0x12f40601,

/* 0x0585: ctx_xfer_post */

	0xfc17f114,

	0x4022cf06,

	0x47f134bd,

	0x44b60700,

	0x08259506,

	0xd00045d0,

	0x0e984045,

	0x010f9800,

	0x013d21f5,

	0xbb002fbb,

	0x0e98003f,

	0x020f9801,

	0x013d21f5,

	0xfd050e98,

	0x2ebb00ef,

	0x003ebb00,

	0x98020e98,

	0x21f5030f,

	0x0e98013d,

	0x00effd07,

	0xbb002ebb,

	0x40b7003e,

	0x35b61300,

	0x0043d002,

	0xb60825b6,

	0x20b60635,

	0x0130b601,

	0xb60824b6,

	0x2fb90834,

	0x6321f502,

	0x003fbb02,

	0x080017f1,

	0xd00614b6,

	0x10b74013,

	0x24bd0800,

	0xd01f29f0,

/* 0x03e6: main */

	0x31f40012,

	0x0028f400,

	0xf424d7f0,

	0x01f43921,

	0x04e4b0f4,

	0xfe1e18f4,

	0x27f00181,

	0xfd20bd06,

	0xe4b60412,

	0x051efd01,

	0xf50018fe,

	0xf404a821,

/* 0x0416: main_not_ctx_xfer */

	0xef94d30e,

	0x01f5f010,

	0x02ec21f5,

/* 0x0423: ih */

	0xf9c60ef4,

	0x0188fe80,

	0x90f980f9,

	0xb0f9a0f9,

	0xe0f9d0f9,

	0x0acff0f9,

	0x04abc480,

	0xf11d0bf4,

	0xf01900b7,

	0xbecf24d7,

	0x00bfcf40,

	0xb70421f4,

	0xf00400b0,

	0xbed001e7,

/* 0x0459: ih_no_fifo */

	0x400ad000,

	0xe0fcf0fc,

	0xb0fcd0fc,

	0x90fca0fc,

	0x88fe80fc,

	0xf480fc00,

	0x01f80032,

/* 0x0474: hub_barrier_done */

	0x9801f7f0,

	0xfebb040e,

	0x18e7f104,

	0x40e3f094,

	0xf88d21f4,

/* 0x0489: ctx_redswitch */

	0x14e7f100,

	0x06e4b606,

	0xd020f7f0,

	0xf7f000ef,

/* 0x0499: ctx_redswitch_delay */

	0x01f2b608,

	0xf1fd1bf4,

	0xd00a20f7,

	0x00f800ef,

/* 0x04a8: ctx_xfer */

	0x0a0417f1,

	0xd00614b6,

	0x11f4001f,

	0x8921f507,

/* 0x04b9: ctx_xfer_not_load */

	0xfc17f104,

	0x0213f04a,

	0xd00d27f0,

	0xd00c27f0,

	0x21f50012,

/* 0x0596: ctx_xfer_done */

	0x21f50207,

	0x00f804a5,

	0x27f10207,

	0x23f047fc,

	0x0020d002,

	0xb6012cf0,

	0x12d00320,

	0x01acf000,

	0xf002a5f0,

	0xb3f000b7,

	0x040c9850,

	0xbb0fc4b6,

	0x0c9800bc,

	0x010d9800,

	0xf500e7f0,

	0xf0015c21,

	0xb7f101ac,

	0xb3f04000,

	0x040c9850,

	0xbb0fc4b6,

	0x0c9800bc,

	0x020d9801,

	0xf1060f98,

	0xf50800e7,

	0xf0015c21,

	0xa5f001ac,

	0x00b7f104,

	0x50b3f030,

	0xb6040c98,

	0xbcbb0fc4,

	0x020c9800,

	0x98030d98,

	0xe7f1080f,

	0x21f50200,

	0x21f5015c,

	0x01f40207,

	0x1412f406,

/* 0x0554: ctx_xfer_post */

	0x4afc17f1,

	0xf00213f0,

	0x12d00d27,

	0x0721f500,

/* 0x0565: ctx_xfer_done */

	0x7421f502,

	0x0000f804,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,

	0x00000000,