Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a247b5d5 authored by Uwe Kleine-König's avatar Uwe Kleine-König Committed by Adrian Bunk
Browse files

fix typo 'the same the\>' 



Signed-off-by: default avatarUwe Kleine-König <Uwe.Kleine-Koenig@digi.com>
Signed-off-by: default avatarAdrian Bunk <bunk@kernel.org>
parent b885b27c

Documentation/arm/Sharp-LH/IOBarrier

+1 −1
Original line number Diff line number Diff line
@@ -32,7 +32,7 @@ BARRIER IO before the access to the SMC chip because the AEN latch 
only needs occurs after the SMC IO write cycle.  The routines that

implement this work-around make an additional concession which is to

disable interrupts during the IO sequence.  Other hardware devices

(the LogicPD CPLD) have registers in the same the physical memory

(the LogicPD CPLD) have registers in the same physical memory

region as the SMC chip.  An interrupt might allow an access to one of

those registers while SMC IO is being performed.

drivers/mtd/devices/doc2000.c

+1 −1
Original line number Diff line number Diff line
@@ -376,7 +376,7 @@ static int DoC_IdentChip(struct DiskOnChip *doc, int floor, int chip) 
	 * hardware restriction. */

	if (doc->mfr) {

		if (doc->mfr == mfr && doc->id == id)

			return 1;	/* This is another the same the first */

			return 1;	/* This is the same as the first */

		else

			printk(KERN_WARNING

			       "Flash chip at floor %d, chip %d is different:\n",

include/asm-arm/arch-versatile/irqs.h

+2 −2
Original line number Diff line number Diff line
@@ -22,7 +22,7 @@ 
#include <asm/arch/platform.h>



/* 

 *  IRQ interrupts definitions are the same the INT definitions

 *  IRQ interrupts definitions are the same as the INT definitions

 *  held within platform.h

 */

#define IRQ_VIC_START		0
@@ -94,7 +94,7 @@ 
#define IRQMASK_VICSOURCE31	INTMASK_VICSOURCE31



/* 

 *  FIQ interrupts definitions are the same the INT definitions.

 *  FIQ interrupts definitions are the same as the INT definitions.

 */

#define FIQ_WDOGINT		INT_WDOGINT

#define FIQ_SOFTINT		INT_SOFTINT