Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a0de298a authored by Ben Dooks's avatar Ben Dooks
Browse files

ARM: S5PC1XX: Register pd0 and hd0 clocks, remove unecessary dummy_enable 



The clk_hd0 and clk_pd0 where given a local dummy_enable call due to
not being registered with the clock code, which they really should have
been. Register these two clocks and remove the clk_dummy_enable as this
is done by the default clock registration code.

Signed-off-by: default avatarBen Dooks <ben-linux@fluff.org>
parent a4e94694

arch/arm/plat-s5pc1xx/clock.c

+2 −7
Original line number Diff line number Diff line
@@ -64,18 +64,12 @@ struct clk clk_54m = { 
	.rate		= 54000000,

};



static int clk_dummy_enable(struct clk *clk, int enable)

{

	return 0;

}



struct clk clk_hd0 = {

	.name		= "hclkd0",

	.id		= -1,

	.rate		= 0,

	.parent		= NULL,

	.ctrlbit	= 0,

	.enable		= clk_dummy_enable,

	.ops		= &clk_ops_def_setrate,

};
@@ -86,7 +80,6 @@ struct clk clk_pd0 = { 
	.parent		= NULL,

	.ctrlbit	= 0,

	.ops		= &clk_ops_def_setrate,

	.enable		= clk_dummy_enable,

};



static int s5pc1xx_clk_gate(void __iomem *reg, struct clk *clk, int enable)
@@ -680,6 +673,8 @@ static struct clk s5pc100_init_clocks[] = { 
static struct clk *clks[] __initdata = {

	&clk_ext,

	&clk_epll,

	&clk_pd0,

	&clk_hd0,

	&clk_27m,

	&clk_48m,

	&clk_54m,