Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a0ace6a6 authored by Abhimanyu Kapur's avatar Abhimanyu Kapur Committed by Matt Wagantall
Browse files

soc: Add cpu_pwr_ctl snapshot 



This is a snapshot of the cpu_pwr_ctl.c driver as of
msm-3.14 commit:

3bc54cf86bdc7affa7cd4bf7faa3c57fe8f8819d (Merge "msm:
camera: Add dummy sub module in sensor pipeline")

Signed-off-by: default avatarAbhimanyu Kapur <abhimany@codeaurora.org>
parent 669e200d

drivers/soc/qcom/Kconfig

+8 −0
Original line number Diff line number Diff line
@@ -43,4 +43,12 @@ config MSM_WATCHDOG_V2 
	  deadlocks. It does not run during the bootup process, so it will

	  not catch any early lockups.



config MSM_CPU_PWR_CTL

	bool "Cpu subsystem power control"

	depends on SMP && (ARM || ARM64)

	default y

	help

	Provides routines to power on cpu rails and l2 cache

	controller during coldboot.



endif # ARCH_MSM

drivers/soc/qcom/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -4,3 +4,4 @@ obj-$(CONFIG_QCOM_GSBI) += qcom_gsbi.o 
obj-$(CONFIG_MSM_MEMORY_DUMP) += memory_dump.o

obj-$(CONFIG_MSM_MEMORY_DUMP_V2) += memory_dump_v2.o

obj-$(CONFIG_MSM_WATCHDOG_V2) += watchdog_v2.o

obj-$(CONFIG_MSM_CPU_PWR_CTL) += cpu_pwr_ctl.o

drivers/soc/qcom/cpu_pwr_ctl.c

0 → 100644
+989 −0

File added.

Preview size limit exceeded, changes collapsed.

include/soc/qcom/cpu_pwr_ctl.h

0 → 100644
+49 −0

File added.

Preview size limit exceeded, changes collapsed.