Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9ea352bf authored by Linux Build Service Account's avatar Linux Build Service Account Committed by Gerrit - the friendly Code Review server
Browse files

Merge "msm: pcie: correct print/read sequence for interrupt status reg"

parents d707d76b 4666da4c
Loading
Loading
Loading
Loading
+3 −3
Original line number Original line Diff line number Diff line
@@ -5079,9 +5079,6 @@ static irqreturn_t handle_global_irq(int irq, void *data)
	unsigned long irqsave_flags;
	unsigned long irqsave_flags;
	u32 status;
	u32 status;


	PCIE_DBG2(dev, "RC%d: Global IRQ %d received: 0x%x\n",
		dev->rc_idx, irq, status);

	spin_lock_irqsave(&dev->global_irq_lock, irqsave_flags);
	spin_lock_irqsave(&dev->global_irq_lock, irqsave_flags);


	status = readl_relaxed(dev->parf + PCIE20_PARF_INT_ALL_STATUS) &
	status = readl_relaxed(dev->parf + PCIE20_PARF_INT_ALL_STATUS) &
@@ -5089,6 +5086,9 @@ static irqreturn_t handle_global_irq(int irq, void *data)


	msm_pcie_write_mask(dev->parf + PCIE20_PARF_INT_ALL_CLEAR, 0, status);
	msm_pcie_write_mask(dev->parf + PCIE20_PARF_INT_ALL_CLEAR, 0, status);


	PCIE_DBG2(dev, "RC%d: Global IRQ %d received: 0x%x\n",
		dev->rc_idx, irq, status);

	for (i = 0; i <= MSM_PCIE_INT_EVT_MAX; i++) {
	for (i = 0; i <= MSM_PCIE_INT_EVT_MAX; i++) {
		if (status & BIT(i)) {
		if (status & BIT(i)) {
			switch (i) {
			switch (i) {