Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 98b2e1fd authored by Sujith Manoharan's avatar Sujith Manoharan Committed by John W. Linville
Browse files

ath9k: Add initval arrays for DFS channels 



Signed-off-by: default avatarSujith Manoharan <c_manoha@qca.qualcomm.com>
Signed-off-by: default avatarJohn W. Linville <linville@tuxdriver.com>
parent 7f3dbb56

drivers/net/wireless/ath/ath9k/ar9003_2p2_initvals.h

+7 −0
Original line number Diff line number Diff line
@@ -1745,4 +1745,11 @@ static const u32 ar9300_2p2_baseband_core_txfir_coeff_japan_2484[][2] = { 
	{0x0000a3a0, 0xca9228ee},

};



static const u32 ar9300_2p2_baseband_postamble_dfs_channel[][3] = {

	/* Addr      5G          2G        */

	{0x00009824, 0x5ac668d0, 0x5ac668d0},

	{0x00009e0c, 0x6d4000e2, 0x6d4000e2},

	{0x00009e14, 0x37b9625e, 0x37b9625e},

};



#endif /* INITVALS_9003_2P2_H */

drivers/net/wireless/ath/ath9k/ar9340_initvals.h

+2 −0
Original line number Diff line number Diff line
@@ -30,6 +30,8 @@ 


#define ar9340_1p0_baseband_core_txfir_coeff_japan_2484 ar9300_2p2_baseband_core_txfir_coeff_japan_2484



#define ar9340_1p0_baseband_postamble_dfs_channel ar9300_2p2_baseband_postamble_dfs_channel



static const u32 ar9340_1p0_radio_postamble[][5] = {

	/* Addr      5G_HT20     5G_HT40     2G_HT40     2G_HT20   */

	{0x000160ac, 0xa4646800, 0xa4646800, 0xa4646800, 0xa4646800},

drivers/net/wireless/ath/ath9k/ar9580_1p0_initvals.h

+11 −2
Original line number Diff line number Diff line
@@ -57,8 +57,6 @@ static const u32 ar9580_1p0_baseband_core[][2] = { 
	{0x00009804, 0xfd14e000},

	{0x00009808, 0x9c0a9f6b},

	{0x0000980c, 0x04900000},

	{0x00009814, 0x3280c00a},

	{0x00009818, 0x00000000},

	{0x0000981c, 0x00020028},

	{0x00009834, 0x6400a190},

	{0x00009838, 0x0108ecff},
@@ -1133,6 +1131,8 @@ static const u32 ar9580_1p0_rx_gain_table[][2] = { 
static const u32 ar9580_1p0_baseband_postamble[][5] = {

	/* Addr      5G_HT20     5G_HT40     2G_HT40     2G_HT20   */

	{0x00009810, 0xd00a8005, 0xd00a8005, 0xd00a8011, 0xd00a8011},

	{0x00009814, 0x3280c00a, 0x3280c00a, 0x3280c00a, 0x3280c00a},

	{0x00009818, 0x00000000, 0x00000000, 0x00000000, 0x00000000},

	{0x00009820, 0x206a022e, 0x206a022e, 0x206a012e, 0x206a012e},

	{0x00009824, 0x5ac640d0, 0x5ac640d0, 0x5ac640d0, 0x5ac640d0},

	{0x00009828, 0x06903081, 0x06903081, 0x06903881, 0x06903881},
@@ -1207,4 +1207,13 @@ static const u32 ar9580_1p0_pcie_phy_pll_on_clkreq[][2] = { 
	{0x00004044, 0x00000000},

};



static const u32 ar9580_1p0_baseband_postamble_dfs_channel[][3] = {

	/* Addr      5G          2G        */

	{0x00009814, 0x3400c00f, 0x3400c00f},

	{0x00009824, 0x5ac668d0, 0x5ac668d0},

	{0x00009828, 0x06903080, 0x06903080},

	{0x00009e0c, 0x6d4000e2, 0x6d4000e2},

	{0x00009e14, 0x37b9625e, 0x37b9625e},

};



#endif /* INITVALS_9580_1P0_H */