Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9687e1c3 authored by Anirudh Ghayal's avatar Anirudh Ghayal
Browse files

ARM: dts: msm: Add Speed-bin 2 support for MSM8937 



Speed-Bin 2 supports 1.2 GHz Perf-FMAX and 998 MHz Power-FMAX.
Add clock and CPR changes for it.

CRs-Fixed: 973260
Change-Id: Idd3583fdfbbd70276715b06c48a3130358355e14
Signed-off-by: default avatarAnirudh Ghayal <aghayal@codeaurora.org>
parent 86bc0899

arch/arm/boot/dts/qcom/msm8937-regulator.dtsi

+8 −6
Original line number Diff line number Diff line
@@ -356,7 +356,7 @@ 
		interrupts = <0 15 0>;

		regulator-name = "apc_corner";

		regulator-min-microvolt = <1>;

		regulator-max-microvolt = <5>;

		regulator-max-microvolt = <6>;



		qcom,cpr-fuse-corners = <3>;

		qcom,cpr-voltage-ceiling = <1155000 1225000 1350000>;
@@ -393,16 +393,18 @@ 
					<70 54 7 0>;

		qcom,cpr-fuse-quot-offset-scale = <5 5 5>;

		qcom,cpr-init-voltage-step = <10000>;

		qcom,cpr-corner-map = <1 2 3 3 3>;

		qcom,cpr-corner-map = <1 2 3 3 3 3>;

		qcom,cpr-corner-frequency-map =

				<1 960000000>,

				<2 1094400000>,

				<3 1248000000>,

				<4 1344000000>,

				<5 1401000000>;

				<3 1209600000>,

				<4 1248000000>,

				<5 1344000000>,

				<6 1401000000>;

		qcom,speed-bin-fuse-sel = <37 34 3 0>;

		qcom,cpr-speed-bin-max-corners =

					<0 0 1 2 5>;

					<0 0 1 2 6>,

					<2 0 1 2 3>;

		qcom,cpr-fuse-revision = <69 39 3 0>;

		qcom,cpr-quot-adjust-scaling-factor-max = <0 1400 1400>;

		qcom,cpr-voltage-scaling-factor-max = <0 2000 2000>;

arch/arm/boot/dts/qcom/msm8937.dtsi

+23 −5
Original line number Diff line number Diff line
@@ -678,22 +678,39 @@ 
			<          0 0>,

			<  768000000 1>,

			<  902400000 2>,

			<  998400000 3>,

			< 1094400000 5>;

			<  998400000 4>,

			< 1094400000 6>;



		qcom,speed0-bin-v0-c1 =

			<          0 0>,

			<  960000000 1>,

			< 1094400000 2>,

			< 1248000000 3>,

			< 1344000000 4>,

			< 1401000000 5>;

			< 1248000000 4>,

			< 1344000000 5>,

			< 1401000000 6>;





		qcom,speed0-bin-v0-cci =

			<          0 0>,

			<  400000000 1>,

			<  533333333 3>;



		qcom,speed2-bin-v0-c0 =

			<          0 0>,

			<  768000000 1>,

			<  902400000 2>,

			<  998400000 3>;



		qcom,speed2-bin-v0-c1 =

			<          0 0>,

			<  960000000 1>,

			< 1094400000 2>,

			< 1209600000 3>;



		qcom,speed2-bin-v0-cci =

			<          0 0>,

			<  400000000 1>,

			<  533333333 3>;

		#clock-cells = <1>;

	};
@@ -717,6 +734,7 @@ 
		qcom,cpufreq-table-0 =

			 <  960000 >,

			 < 1094400 >,

			 < 1209600 >,

			 < 1248000 >,

			 < 1344000 >,

			 < 1401000 >;