Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 95f97840 authored by Yaniv Gardi's avatar Yaniv Gardi Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: msm: remove unnecessary UFS PHY clocks for 8996 v2 & v3



clk_gcc_ufs_tx_cfg_clk and clk_gcc_ufs_rx_cfg_clk are required only
for 8996 v1. This change removes the voting for these clocks on
v2 & v3.

Change-Id: I14b3d9246752f0d0dabd380367892833b4dfac40
Signed-off-by: default avatarYaniv Gardi <ygardi@codeaurora.org>
parent b0512bf4
Loading
Loading
Loading
Loading
+11 −0
Original line number Diff line number Diff line
@@ -156,6 +156,17 @@
	};
};

&ufsphy1 {
	clock-names = "ref_clk_src",
		"ref_clk",
		"tx_iface_clk",
		"rx_iface_clk";
	clocks = <&clock_gcc clk_ln_bb_clk>,
		<&clock_gcc clk_gcc_ufs_clkref_clk>,
		<&clock_gcc clk_gcc_ufs_tx_cfg_clk>,
		<&clock_gcc clk_gcc_ufs_rx_cfg_clk>;
};

&ufs1 {
	clock-names =
		"core_clk_src",
+2 −6
Original line number Diff line number Diff line
@@ -1235,13 +1235,9 @@
		vddp-ref-clk-max-microamp = <100>;
		vddp-ref-clk-always-on;
		clock-names = "ref_clk_src",
			"ref_clk",
			"tx_iface_clk",
			"rx_iface_clk";
			"ref_clk";
		clocks = <&clock_gcc clk_ln_bb_clk>,
			<&clock_gcc clk_gcc_ufs_clkref_clk>,
			<&clock_gcc clk_gcc_ufs_tx_cfg_clk>,
			<&clock_gcc clk_gcc_ufs_rx_cfg_clk>;
			<&clock_gcc clk_gcc_ufs_clkref_clk>;
		status = "disabled";
	};