Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 952df55b authored by Michael Witten's avatar Michael Witten
Browse files

Docs: MSI-HOWTO: may -> might 



Signed-off-by: default avatarMichael Witten <mfwitten@gmail.com>
Acked-by: default avatarMatthew Wilcox <matthew.r.wilcox@intel.com>
Signed-off-by: default avatarRandy Dunlap <rdunlap@xenotime.net>
parent e14bd7e6

Documentation/PCI/MSI-HOWTO.txt

+1 −1
Original line number Diff line number Diff line
@@ -250,7 +250,7 @@ the MSI-X facilities in preference to the MSI facilities. As mentioned 
above, MSI-X supports any number of interrupts between 1 and 2048.

In constrast, MSI is restricted to a maximum of 32 interrupts (and

must be a power of two).  In addition, the MSI interrupt vectors must

be allocated consecutively, so the system may not be able to allocate

be allocated consecutively, so the system might not be able to allocate

as many vectors for MSI as it could for MSI-X.  On some platforms, MSI

interrupts must all be targeted at the same set of CPUs whereas MSI-X

interrupts can all be targeted at different CPUs.