Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 923d8697 authored by Youquan Song's avatar Youquan Song Committed by Ingo Molnar
Browse files

x86/perf: Add IvyBridge EP support 



Running the perf utility on a Ivybridge EP server we encounter
"not supported" events:

   <not supported> L1-dcache-loads
   <not supported> L1-dcache-load-misses
   <not supported> L1-dcache-stores
   <not supported> L1-dcache-store-misses
   <not supported> L1-dcache-prefetches
   <not supported> L1-dcache-prefetch-misses

This patch adds support for this processor.

Signed-off-by: default avatarYouquan Song <youquan.song@intel.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Youquan Song <youquan.song@linux.intel.com>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Stephane Eranian <eranian@google.com>
Link: http://lkml.kernel.org/r/1355851223-27705-1-git-send-email-youquan.song@intel.com


Signed-off-by: default avatarIngo Molnar <mingo@kernel.org>
parent 9faec5be

arch/x86/kernel/cpu/perf_event_intel.c

+1 −0
Original line number Diff line number Diff line
@@ -2087,6 +2087,7 @@ __init int intel_pmu_init(void) 
		pr_cont("SandyBridge events, ");

		break;

	case 58: /* IvyBridge */

	case 62: /* IvyBridge EP */

		memcpy(hw_cache_event_ids, snb_hw_cache_event_ids,

		       sizeof(hw_cache_event_ids));

		memcpy(hw_cache_extra_regs, snb_hw_cache_extra_regs,