Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 90a20529 authored by Terence Hampson's avatar Terence Hampson Committed by Matt Wagantall
Browse files

mdss: mdp: remove mdp source clock



MDP core clock has been turned into a voter clock and can now
be directly voted for. No longer need a reference to source clock.

Change-Id: I7c9efc1d56d54840cea43776f53505a32a92f7a5
Signed-off-by: default avatarTerence Hampson <thampson@codeaurora.org>
parent c826470a
Loading
Loading
Loading
Loading
+0 −1
Original line number Diff line number Diff line
@@ -37,7 +37,6 @@
enum mdss_mdp_clk_type {
	MDSS_CLK_AHB,
	MDSS_CLK_AXI,
	MDSS_CLK_MDP_SRC,
	MDSS_CLK_MDP_CORE,
	MDSS_CLK_MDP_LUT,
	MDSS_CLK_MDP_VSYNC,
+3 −4
Original line number Diff line number Diff line
@@ -645,7 +645,7 @@ void mdss_mdp_set_clk_rate(unsigned long rate)
{
	struct mdss_data_type *mdata = mdss_res;
	unsigned long clk_rate;
	struct clk *clk = mdss_mdp_get_clk(MDSS_CLK_MDP_SRC);
	struct clk *clk = mdss_mdp_get_clk(MDSS_CLK_MDP_CORE);
	unsigned long min_clk_rate;

	min_clk_rate = max(rate, mdata->perf_tune.min_mdp_clk);
@@ -970,8 +970,6 @@ static int mdss_mdp_irq_clk_setup(struct mdss_data_type *mdata)

	if (mdss_mdp_irq_clk_register(mdata, "bus_clk", MDSS_CLK_AXI) ||
	    mdss_mdp_irq_clk_register(mdata, "iface_clk", MDSS_CLK_AHB) ||
	    mdss_mdp_irq_clk_register(mdata, "core_clk_src",
				      MDSS_CLK_MDP_SRC) ||
	    mdss_mdp_irq_clk_register(mdata, "core_clk",
				      MDSS_CLK_MDP_CORE))
		return -EINVAL;
@@ -987,7 +985,8 @@ static int mdss_mdp_irq_clk_setup(struct mdss_data_type *mdata)

	/* Setting the default clock rate to the max supported.*/
	mdss_mdp_set_clk_rate(mdata->max_mdp_clk_rate);
	pr_debug("mdp clk rate=%ld\n", mdss_mdp_get_clk_rate(MDSS_CLK_MDP_SRC));
	pr_debug("mdp clk rate=%ld\n",
		mdss_mdp_get_clk_rate(MDSS_CLK_MDP_CORE));

	return 0;
}