Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8b231a9d authored by Sandeep Panda's avatar Sandeep Panda Committed by Gerrit - the friendly Code Review server
Browse files

msm: mdss: read DSI CTRL and PHY revision properly 



In the current implementation DSI PHY revision is read once
DSI PHY initialization is complete. But this needs to be done
before initializing PHY, so that correct PHY initialization
sequence can be executed.

Change-Id: I6f0cd59d63d0a8c0a5d47284f2e86e72f37d099f
Signed-off-by: default avatarSandeep Panda <spanda@codeaurora.org>
parent f220d79c

drivers/video/msm/mdss/mdss_dsi.c

+4 −2
Original line number Diff line number Diff line
@@ -1306,6 +1306,10 @@ int mdss_dsi_on(struct mdss_panel_data *pdata) 
	mdss_dsi_clk_ctrl(ctrl_pdata, ctrl_pdata->dsi_clk_handle,

			  MDSS_DSI_CORE_CLK, MDSS_DSI_CLK_ON);



	/* Populate DSI Controller and PHY revision */

	mdss_dsi_read_hw_revision(ctrl_pdata);

	mdss_dsi_read_phy_revision(ctrl_pdata);



	/*

	 * If ULPS during suspend feature is enabled, then DSI PHY was

	 * left on during suspend. In this case, we do not need to reset/init
@@ -1324,8 +1328,6 @@ int mdss_dsi_on(struct mdss_panel_data *pdata) 
	mdss_dsi_clk_ctrl(ctrl_pdata, ctrl_pdata->dsi_clk_handle,

			  MDSS_DSI_LINK_CLK, MDSS_DSI_CLK_ON);

	mdss_dsi_sw_reset(ctrl_pdata, true);

	mdss_dsi_read_hw_revision(ctrl_pdata);

	mdss_dsi_read_phy_revision(ctrl_pdata);



	/*

	 * Issue hardware reset line after enabling the DSI clocks and data

drivers/video/msm/mdss/msm_mdss_io_8974.c

+3 −1
Original line number Diff line number Diff line
@@ -1936,8 +1936,10 @@ int mdss_dsi_post_clkon_cb(void *priv, 
	pdata = &ctrl->panel_data;



	if (clk & MDSS_DSI_CORE_CLK) {

		if (!pdata->panel_info.cont_splash_enabled)

		if (!pdata->panel_info.cont_splash_enabled) {

			mdss_dsi_read_hw_revision(ctrl);

			mdss_dsi_read_phy_revision(ctrl);

		}



		/*

		 * Phy and controller setup is needed if coming out of idle