Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 899448fa authored by Deepak Katragadda's avatar Deepak Katragadda Committed by Matt Wagantall
Browse files

clk: msm: clock-gcc-8996: Add HLOS support for the GCC_DCC_AHB_CBCR



The gcc_dcc_ahb_clk needs to be controlled by the HLOS. Add
support in the clock driver for the same.

Change-Id: I6421f663343a62b123855e074d05d3e6b85e40f7
Signed-off-by: default avatarDeepak Katragadda <dkatraga@codeaurora.org>
parent e0d7e56c
Loading
Loading
Loading
Loading
+13 −0
Original line number Diff line number Diff line
@@ -3133,6 +3133,17 @@ static struct branch_clk gcc_mss_mnoc_bimc_axi_clk = {
	},
};

static struct branch_clk gcc_dcc_ahb_clk = {
	.cbcr_reg = GCC_DCC_AHB_CBCR,
	.has_sibling = 1,
	.base = &virt_base,
	.c = {
		.dbg_name = "gcc_dcc_ahb_clk",
		.ops = &clk_ops_branch,
		CLK_INIT(gcc_dcc_ahb_clk.c),
	},
};

static struct mux_clk gcc_debug_mux;
static struct mux_clk gcc_debug_mux_v2;
static struct clk_ops clk_ops_debug_mux;
@@ -3278,6 +3289,7 @@ static struct mux_clk gcc_debug_mux = {
		{ &gcc_aggre0_noc_qosgen_extref_clk.c, 0x011b },
		{ &gcc_aggre2_ufs_axi_clk.c, 0x0126 },
		{ &gcc_aggre2_usb3_axi_clk.c, 0x0127 },
		{ &gcc_dcc_ahb_clk.c, 0x012b },
	),
	.c = {
		.dbg_name = "gcc_debug_mux",
@@ -3565,6 +3577,7 @@ static struct clk_lookup msm_clocks_gcc_8996[] = {
	CLK_LIST(gcc_rx1_usb2_clkref_clk),
	CLK_LIST(gcc_mmss_bimc_gfx_clk),
	CLK_LIST(gcc_bimc_gfx_clk),
	CLK_LIST(gcc_dcc_ahb_clk),
};

static struct clk_lookup msm_clocks_gcc_8996_v2[] = {
+1 −0
Original line number Diff line number Diff line
@@ -283,6 +283,7 @@
#define clk_gcc_mss_mnoc_bimc_axi_clk	0xf665d03f
#define clk_gpll0_out_msscc		0x7d794829
#define clk_gcc_debug_mux_v2		0xf7e749f0
#define clk_gcc_dcc_ahb_clk		0xfa14a88c

/* clock_mmss controlled clocks */
#define clk_mmsscc_xo			0x05e63704
+1 −0
Original line number Diff line number Diff line
@@ -496,3 +496,4 @@
#define GCC_MSS_Q6_BIMC_AXI_CBCR				(0x8A028)
#define GCC_MSS_SNOC_AXI_CBCR					(0x8A024)
#define GCC_MSS_MNOC_BIMC_AXI_CBCR				(0x8A004)
#define GCC_DCC_AHB_CBCR					(0x84004)