Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8947ec1c authored by Huaibin Yang's avatar Huaibin Yang Committed by Matt Wagantall
Browse files

clk: mdss: fix pll 1 leakage issue by calling power down sequence 



To completely shutdown pll 1, power down sequence has to be
called. This is different from the old sequence where disable pll
sequence acturally turn off pll.

Change-Id: Ia8b9adb8f78241e34420c0966c3c25b7684b1262
Signed-off-by: default avatarHuaibin Yang <huaibiny@codeaurora.org>
parent f1a33670

drivers/clk/msm/mdss/mdss-dsi-20nm-pll-util.c

+15 −16
Original line number Diff line number Diff line
@@ -500,6 +500,19 @@ void __dsi_pll_disable(void __iomem *pll_base) 
	MDSS_PLL_REG_W(pll_base, MMSS_DSI_PHY_PLL_RESETSM_CNTRL3, 0x06);

}



static void pll_20nm_config_powerdown(void __iomem *pll_base)

{

	if (!pll_base) {

		pr_err("Invalid pll base.\n");

		return;

	}



	MDSS_PLL_REG_W(pll_base, MMSS_DSI_PHY_PLL_SYS_CLK_CTRL, 0x00);

	MDSS_PLL_REG_W(pll_base, MMSS_DSI_PHY_PLL_CMN_MODE, 0x01);

	MDSS_PLL_REG_W(pll_base, MMSS_DSI_PHY_PLL_PLL_VCOTAIL_EN, 0x82);

	MDSS_PLL_REG_W(pll_base, MMSS_DSI_PHY_PLL_BIAS_EN_CLKBUFLR_EN, 0x02);

}



static int dsi_pll_enable(struct clk *c)

{

	int i, rc;
@@ -522,7 +535,7 @@ static int dsi_pll_enable(struct clk *c) 
	}

	/* Disable PLL1 to avoid current leakage while toggling MDSS GDSC */

	if (dsi_pll_res->pll_1_base)

		__dsi_pll_disable(dsi_pll_res->pll_1_base);

		pll_20nm_config_powerdown(dsi_pll_res->pll_1_base);



	if (rc) {

		mdss_pll_resource_enable(dsi_pll_res, false);
@@ -533,20 +546,6 @@ static int dsi_pll_enable(struct clk *c) 
	return rc;

}





static void pll_20nm_config_powerdown(void __iomem *pll_base)

{

	if (!pll_base) {

		pr_err("Invalid pll base.\n");

		return;

	}



	MDSS_PLL_REG_W(pll_base, MMSS_DSI_PHY_PLL_SYS_CLK_CTRL, 0x00);

	MDSS_PLL_REG_W(pll_base, MMSS_DSI_PHY_PLL_CMN_MODE, 0x01);

	MDSS_PLL_REG_W(pll_base, MMSS_DSI_PHY_PLL_PLL_VCOTAIL_EN, 0x82);

	MDSS_PLL_REG_W(pll_base, MMSS_DSI_PHY_PLL_BIAS_EN_CLKBUFLR_EN, 0x02);

}



static void dsi_pll_disable(struct clk *c)

{

	struct dsi_pll_vco_clk *vco = to_vco_clk(c);
@@ -564,7 +563,7 @@ static void dsi_pll_disable(struct clk *c) 


	/* Disable PLL1 to avoid current leakage while toggling MDSS GDSC */

	if (dsi_pll_res->pll_1_base)

		__dsi_pll_disable(dsi_pll_res->pll_1_base);

		pll_20nm_config_powerdown(dsi_pll_res->pll_1_base);



	pll_20nm_config_powerdown(dsi_pll_res->pll_base);